## MX Automotive Family FPGAs

## Features

- Single-Chip ASIC Alternative for Automotive Applications
- 3,000 to 54,000 System Gates
- Up to 2.5 kbits Configurable Dual-Port SRAM
- Fast Wide-Decode Circuitry
- Up to 202 User-Programmable I/O Pins


## Ease of Integration

- Synthesis-Friendly Architecture Supports ASIC Design Methodologies
- Up to 100\% Resource Utilization and 100\% Pin Fixing
- Deterministic, User-Controllable Timing
- Unique In-System Diagnostic and Verification Capability with Silicon Explorer II
- Low Power Consumption
- IEEE Standard 1149.1 (JTAG) Boundary Scan Testing


## Product Profile

| Device | A40MX02 | A40MX04 | A42MX09 | A42MX16 | A42MX24 | A42MX36 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Capacity System Gates SRAM Bits | 3,000 | 6,000 | $14,000$ | $24,000$ | $36,000$ | $\begin{gathered} 54,000 \\ 2,560 \end{gathered}$ |
| Logic Modules Sequential Combinatorial Decode | $295$ | $547$ | $\begin{aligned} & 348 \\ & 336 \end{aligned}$ | $\begin{aligned} & 624 \\ & 608 \end{aligned}$ | $\begin{gathered} 954 \\ 912 \\ 24 \end{gathered}$ | $\begin{gathered} 1,230 \\ 1,184 \\ 24 \end{gathered}$ |
| SRAM Modules ( $64 \times 4$ or $32 \times 8$ ) | - | - | - | - | - | 10 |
| Dedicated Flip-Flops | - | - | 348 | 624 | 954 | 1,230 |
| Maximum Flip-Flops | 147 | 273 | 516 | 928 | 1,410 | 1,822 |
| Clocks | 1 | 1 | 2 | 2 | 2 | 6 |
| M aximum User I/Os | 57 | 69 | 104 | 140 | 176 | 202 |
| Boundary Scan Test (BST) | No | No | No | No | Yes | Yes |
| Packages (by pin count) <br> PLCC <br> PQFP <br> VQFP <br> TQFP | $\begin{gathered} 68 \\ 100 \\ 80 \end{gathered}$ | $\begin{gathered} 84 \\ 100 \\ 80 \end{gathered}$ | $\begin{gathered} 84 \\ 100,160 \\ 100 \\ 176 \end{gathered}$ | $\begin{aligned} & 208 \\ & 100 \\ & 176 \end{aligned}$ | $\begin{gathered} 160,208 \\ - \\ 176 \end{gathered}$ | $208,240$ |

## Ordering Information



## Plastic Device Resources

|  | User 1/Os |  |  |  |  |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | PLCC <br> 68-Pin | PLCC <br> 84-Pin | PQFP <br> 100-Pin | PQFP <br> 160-Pin | PQFP <br> 208-Pin | PQFP <br> 240-Pin | VQFP <br> 80-Pin | VQFP <br> 100-Pin | TQFP <br> 176-Pin |
| A40M X02 | 57 | - | 57 | - | - | - | 57 | - | - |
| A40M 04 | - | 69 | 69 | - | - | - | 69 | - | - |
| A42M 09 | - | 72 | 83 | 101 | - | - | - | 83 | 104 |
| A42M X16 | - | - | - | - | 140 | - | - | 83 | 140 |
| A42M X24 | - | - | - | 125 | 176 | - | - | - | 150 |
| A42M 36 | - | - | - | - | 176 | 202 | - | - | - |

Package Definitions (Contact your Actel sales representative for product availability.)
PLCC = Plastic Leaded Chip Carrier, PQFP = Plastic Quad Flat Pack, TQFP = Thin Quad Flat Pack, VQFP = Very Thin Quad Flat Pack
$\qquad$

## Product Plan

|  | Speed Grade |  |  |  |  | Application |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Std | -1 | -2 | -3 | -F | C | I** | A* | M*** | B*** |
| A40MX02 Device |  |  |  |  |  |  |  |  |  |  |
| 44-Pin Plastic Leaded Chip Carrier (PLCC) | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | - | $\checkmark$ | - |
| 68-Pin Plastic Leaded Chip Carrier (PLCC) | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | - |
| 100-Pin Plastic Quad Flat Pack (PQFP) | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | - |
| 80-Pin Very Thin Plastic Quad Flat Pack (VQFP) | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | - |
| A40MX04 Device |  |  |  |  |  |  |  |  |  |  |
| 44-Pin Plastic Leaded Chip Carrier (PLCC) | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | - | $\checkmark$ | - |
| 68-Pin Plastic Leaded Chip Carrier (PLCC) | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | - | $\checkmark$ | - |
| 84-Pin Plastic Leaded Chip Carrier (PLCC) | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | - |
| 100-Pin Plastic Quad Flat Pack (PQFP) | $\checkmark$ | $\checkmark$ | $v$ | $\checkmark$ | $v$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | - |
| 80-Pin Very Thin Plastic Quad Flat Pack (VQFP) | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | - |
| A42MX09 Device |  |  |  |  |  |  |  |  |  |  |
| 84-Pin Plastic Leaded Chip Carrier (PLCC) | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | - |
| 100-Pin Plastic Quad Flat Pack (PQFP) | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | - |
| 160-Pin Plastic Quad Flat Pack (PQFP) | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | - |
| 176-Pin Thin Plastic Quad Flat Pack (TQFP) | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $v$ | $\checkmark$ | - |
| 100-Pin Very Thin Plastic Quad Flat Pack (VQFP) | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | - |
| A42MX16 Device |  |  |  |  |  |  |  |  |  |  |
| 84-Pin Plastic Leaded Chip Carrier (PLCC) | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | - | $\checkmark$ | - |
| 100-Pin Plastic Quad Flat Pack (PQFP) | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | - | $\checkmark$ | - |
| 160-Pin Plastic Quad Flat Pack (PQFP) | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | - | $\checkmark$ | - |
| 208-Pin Plastic Quad Flat Pack (PQFP) | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $v$ | $\checkmark$ | - |
| 176-Pin Thin Plastic Quad Flat Pack (TQFP) | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | - |
| 100-Pin Very Thin Plastic Quad Flat Pack (VQFP) | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | - |
| A42MX24 Device |  |  |  |  |  |  |  |  |  |  |
| 84-Pin Plastic Leaded Chip Carrier (PLCC) | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | - | $\checkmark$ | - |
| 160-Pin Plastic Quad Flat Pack (PQFP) | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $v$ | $\checkmark$ | - |
| 208-Pin Plastic Quad Flat Pack (PQFP) | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $v$ | $v$ | $\checkmark$ | - |
| 176-Pin Thin Plastic Quad Flat Pack (TQFP) | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | - |

Contact your Actel sales representative for product availability.
For more information on commercial-, industrial- and military-grade $M X$ devices, refer to the 40M $X$ and 42MX FPGA Families datasheet.

## A pplications:

```
C = Commercial
| = Industrial
A = Automotive
M = Military
B = MIL-STD-883 Class B
```

> Availability:

$$
\begin{aligned}
& \boldsymbol{v}=\text { Available } \\
& \mathrm{P}=\text { Planned } \\
& -=\text { Not Planned }
\end{aligned}
$$

Speed Grade:
$-1=$ Approx. 15\% faster than Standard
$-2=$ Approx. $25 \%$ faster than Standard
-3 = Approx. 35\% faster than Standard
$-\mathrm{F}=$ Approx. $45 \%$ faster than Standard

* A is available in std only.
**I is available in std, $-1,-2$ and -3 only..
*** $M$ and $B$ are offered only in -std and -1 only.


## MX Automotive Family FPGAs

|  | Speed Grade |  |  |  |  | Application |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Std | -1 | -2 | -3 | -F | C | 1** | A* | M*** | $\mathrm{B}^{* * *}$ |
| A42MX36 Device |  |  |  |  |  |  |  |  |  |  |
| 208-Pin Plastic Quad Flat Pack (PQFP) | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | - |
| 240-Pin Plastic Quad Flat Pack (PQFP) | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | - |
| 272-Pin Plastic Ball Grid Array (PBGA) | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | $\checkmark$ | - | $\checkmark$ | - |
| 208-Pin Ceramic Quad Flat Pack (CQFP) | $\checkmark$ | $\checkmark$ | $\checkmark$ | - | - | $\checkmark$ | - | - | $\checkmark$ | $\checkmark$ |
| 256-Pin Ceramic Quad Flat Pack (CQFP) | $\checkmark$ | $\checkmark$ | $\checkmark$ | - | - | $\checkmark$ | - | - | $\checkmark$ | $\checkmark$ |

Contact your Actel sales representative for product availability.
For more information on commercial-, industrial- and military-grade $M X$ devices, refer to the 40M $X$ and 42MX FPGA Families datasheet.

## A pplications:

C = Commercial
I = Industrial
A = Automotive
$M=$ Military
$B=$ MIL-STD-883 Class B

Availability:

$$
\begin{aligned}
& \boldsymbol{V}=\text { Available } \\
& \mathrm{P}=\text { Planned } \\
& -=\text { Not Planned }
\end{aligned}
$$

Speed Grade:
$-1=$ Approx. 15\% faster than Standard
$-2=$ Approx. $25 \%$ faster than Standard
-3 = Approx. 35\% faster than Standard
$-\mathrm{F}=$ Approx. $45 \%$ faster than Standard

* A is available in std only.
$* *$ I is available in std, $-1,-2$ and -3 only..
$* * * M$ and $B$ are offered only in -std and -1 only.


## Table of Contents

MX Automotive Family FPGAs
General Description ..... 1-1
Power Requirements ..... 1-1
MX Architectural Overview ..... 1-1
Development Tool Support ..... 1-7
5.0V Operating Conditions ..... 1-9
Package Thermal Characteristics ..... 1-10
Power Dissipation ..... 1-10
Timing Information ..... 1-13
Parameter M easurement ..... 1-16
Sequential Timing Characteristics ..... 1-17
Decode M odule Timing ..... 1-19
Dual-Port SRAM Timing Waveforms ..... 1-20
Predictable Performance:
Tight Delay Distributions ..... 1-22
Temperature and Voltage ..... 1-23
Timing Characteristics ..... 1-25
Pin Descriptions ..... 1-42
Package Pin Assignments
68-Pin PLCC ..... 2-1
84-Pin PLCC ..... 2-2
100-Pin PQFP Package (Top View) ..... 2-4
160-Pin PQFP Package (Top View) ..... 2-7
208-Pin PQFP Package (Top View) ..... 2-11
240-Pin PQFP Package (Top View) ..... 2-15
80-Pin VQFP ..... 2-18
100-Pin VQFP Package (Top View) ..... 2-20
176-Pin TQFP Package (Top View) ..... 2-23

## MX Automotive Family FPGAs

## General Description

Actel's automotive-grade MX families provide a highperformance, single-chip solution for shortening the system design and development cycle, offering a costeffective alternative to ASICs for in-cabin telematics and automobile interconnect applications. The 40 MX and 42MX devices are excellent choices for integrating logic that is currently implemented in multiple PALs, CPLDs, and FPGAs.
The MX device architecture is based on Actel's patented antifuse technology implemented in a $0.45 \mu$ triple-metal CMOS process. With capacities ranging from 3,000 to 54,000 system gates, the synthesis-friendly automotivegrade MX devices are live on power-up, and require only one-fifth the standby power of comparable FPGAs. Actel's MX FPGAs provide up to 202 user I/Os and are available in a wide variety of packages and speed grades.
The automotive-grade A42M X24 and A42M X36 devices also include system-level features such as IEEE Standard 1149.1 (JTAG) Boundary Scan Testing, and fast widedecode modules. The A42MX36 device offers dual-port SRAM for implementing fast FIFOs, LIFOs, and temporary data storage. The large number of storage elements can efficiently address applications requiring wide datapath manipulation and can perform transformation functions such as those required for telecommunications, networking, and DSP.

## Pow er Requirements

Automotive-grade 40 MX and 42 MX devices operate in 5.0 V systems.


## MX Architectural Overview

The 40MX and 42MX devices are composed of finegrained building blocks that enable fast, efficient logic designs. All devices within these families are composed of logic modules, I/O modules, routing resources, and clock networks, which are the building blocks for designing fast logic designs. In addition, the A42MX24 and A42MX36 devices contain wide decode modules, and the latter also contains embedded dual-port SRAM. The dual-port SRAM modules are optimized for highspeed datapath functions such as FIFOs, LIFOs, and scratchpad memory. "Product Profile" at the beginning of this document lists the specific logic resources contained within each device.

## Logic Modules

The 40MX logic module is an eight-input, one-output logic circuit designed to implement a wide range of logic functions with efficient use of interconnect routing resources (Figure 1-1).
The logic module can implement the four basic logic functions (NAND, AND, OR, and NOR) in gates of two, three, or four inputs. Each function may have many versions with different combinations of active LOW inputs. The logic module can also implement a variety of D-latches, exclusivity functions, AND-ORs, and OR-ANDs. No dedicated hard-wired latches or flip-flops are required in the array; latches and flip-flops can be constructed from logic modules wherever needed in the application.


Figure 1-1 • 40MX Logic Module
The 42MX devices contain three types of logic modules: combinatorial (C-modules), sequential (S-modules), and decode (D-modules).

The C-module, shown in Figure 1-2, implements the following function:

$$
Y=!S 1 *!S 0 * D 00+!S 1 * S 0 * D 01+S 1 *!S 0 * D 10+S 1 * S 0 * D 11
$$

where

$$
\begin{aligned}
& \mathrm{S} 0=\mathrm{A} 0 * \mathrm{~B} 0 \\
& \mathrm{~S} 1=\mathrm{A} 1+\mathrm{B} 1
\end{aligned}
$$

The S-module, shown in Figure 1-3, is designed to implement high-speed sequential functions within a single logic module. The S-module implements the same combinatorial logic function as the C-module while adding a sequential element. The sequential element can be configured as either a D flip-flop or a transparent latch. To increase flexibility, the S-module register can be bypassed so that it implements purely combinatorial logic.


Up to 7-Input Function Plus D-Type Flip-Flop with Clear


Up to 4-Input Function Plus Latch with Clear


Up to 7-Input Function Plus Latch


Up to 7-Input Function Plus D-Type Flip-Flop with Clear

Figure 1-3 • S-Module Implementation in 42MX Devices

D-modules, available in A42M X24 and A42M X36 devices, contain wide-decode circuitry which provide a fast, wideinput AND function similar to that found in CPLD architectures (Figure 1-4). These modules are arranged around the periphery of the device. The D-module allows 42 MX devices to perform wide-decode functions at speeds comparable to CPLDs and PALs. The output of the D-module has a programmable inverter for active HIGH or LOW assertion. The D-module output is hard-wired to an output pin, but it can also be fed back into the array to be incorporated into other logic.


Figure 1-4 • D-Module Implementation in 42MX Devices

## Dual-Port SRAM Modules

The A42MX36 device contains dual-port SRAM modules that have been optimized for synchronous or asynchronous applications. The SRAM modules are arranged in 256-bit blocksthat can be configured as $32 \times 8$ or $64 \times 4$. SRAM modules can be cascaded together to form memory spaces of user-definable width and depth. A block diagram of the 42 MX dual-port SRAM block is shown in Figure 1-5.
The 42MX SRAM modules are true dual-port structures containing independent read and write ports. Each SRAM module contains six bits of read and write addressing (RDAD[5:0] and WRAD[5:0], respectively) for $64 \times 4$-bit blocks. When configured in byte mode, the highest order address bits (RDAD5 and WRAD5) are not used. The read and write ports of the SRAM block contain independent clocks (RCLK and WCLK) with programmable polarities offering active HIGH or LOW implementation. The SRAM block contains eight data inputs (WD[7:0]), and eight outputs (RD[7:0]) which are connected to segmented vertical routing tracks.
The 42MX dual-port SRAM blocks provide an optimal solution for high-speed buffered applications requiring fast FIFO and LIFO queues. Actel's ACTgen Macro Builder provides the capability to quickly design memory functions, such as FIFOs, LIFOs, and RAM arrays. In addition, unused SRAM blocks can be used to implement registers for other logic within the design.


Figure 1-5 • 42MX Dual-Port SRAM Block

## MX Automotive Family FPGAs

## MultiPlex I/O Modules

Automotive-grade 42MX devices offer MultiPlex I/Os, which support both 3.3 V and 5.0 V operations.
The MultiPlex I/O modules provide a flexible interface between the device pins and the logic array. Figure 1-6 is a block diagram of the 42MX I/O module. A variety of user functions, determined by a library macro selection, can be implemented in the module. (Refer to the Macro Library Guide for more information.) All 42MX I/O modules contain tri-state buffers, with input and output latches that can be configured for input, output, or bidirectional operation. Each output buffer has a dedicated output enable control. The I/O module can be used to latch input or output data, or both, providing a fast set-up time. In addition, the Actel Designer Series software tools can build a D-type flip-flop using a Cmodule to register input and output signals.
Actel's Designer Series development tools provide a design library of $I / O$ macro functions that can implement all I/O configurations supported by the automotivegrade MX FPGAs.

## Routing Structure

The MX architecture uses vertical and horizontal routing tracks to interconnect the various logic and I/O modules. These routing tracks are metal interconnects that may be either of continuous length or broken into pieces called segments. Varying segment lengths allows the interconnect of over $90 \%$ of design tracks to occur with only two antifuse connections. Segments can be joined together at the ends using antifuses to increase their lengths up to the full length of the track. All interconnects can be accomplished with a maximum of four antifuses.

## Horizontal Routing

Horizontal channels are located between the rows of modules and are composed of several routing tracks. The horizontal routing tracks within the channel are divided into one or more segments. The minimum horizontal segment length is the width of a module pair, and the maximum horizontal segment length is the full length of the channel. Any segment that spans more than onethird at the row length is considered a long horizontal segment. A typical channel is shown in Figure 1-7. Nondedicated horizontal routing tracks are used to route signal nets; dedicated routing tracks are used for global clock networks and for power and ground tie-off tracks.


Note: *Can be Configured as a Latch or D Flip-Flop (Using CModule)

## Figure 1-6•42MX I/O Module



Figure 1-7 • Routing Structure

## Vertical Routing

Another set of routing tracks run vertically through the module. There are three types of vertical tracks: input, output, and long, which are also divided into one or more segments. Each segment in an input track is dedicated to the input of a particular module; each segment in an output track is dedicated to the output of a particular module. Long segments are uncommitted and can be assigned during routing. Each output segment spans four channels (two above and two below), except near the top and bottom of the array, where edge effects occur. Long vertical tracks contain either one or two segments. An example of vertical routing tracks and segments is shown in Figure 1-7.

## Antifuse Structures

An antifuse is a "normally open" structure as opposed to the normally connected fuse structure used in PROM s or PALs. The use of antifuses to implement a programmable logic device results in highly testable structures as well as efficient programming algorithms. The structure is highly-testable because there are no pre-existing connections; therefore, temporary connections can be made using pass transistors. These temporary connections can isolate individual antifuses to be programmed and individual circuit structures to be tested, which can be done before and after programming. For example, all metal tracks can be tested for continuity and shorts between adjacent tracks, and the functionality of all logic modules can be verified.

## Clock Netw orks

The 40MX devices have one global clock distribution network (CLK). Two low-skew, high-fanout clock distribution networks are provided in each 42MX device. These networks are referred to as CLK0 and CLK1. Each network has a clock module (CLKMOD) that selects the source of the clock signal and may be driven asfollows:

- Externally from the CLKA pad
- Externally from the CLKB pad
- Internally from the CLKINTA input
- Internally from the CLKINTB input

The clock modules are located in the top row of I/O modules. Clock drivers and a dedicated horizontal clock track are located in each horizontal routing channel.
The user controls the clock module by selecting one of two clock macros from the macro library. The macro CLKBUF is used to connect one of the two external clock pins to a clock network, and the macro CLKINT is used to connect an internally-generated clock signal to a clock network. Since both clock networks are identical, it does not matter whether CLK0 or CLK1 is being used. The clock input pads can also be used as normal I/Os, bypassing the clock networks (Figure 1-8).
The A42MX36 device has four additional register control resources, called quadrant clock networks (Figure 1-9 on page 1-6). Each quadrant clock provides a local, highfanout resource to the contiguous logic modules within its quadrant of the device. Quadrant clock signals can originate from specific $I / O$ pins or from the internal array and can be used as a secondary register clock, register clear, or output enable.


## Figure 1-8•42MX Clock Netw orks

## Test Circuitry

All MX automotive-grade devices contain probing circuitry which test and debug a design once it is programmed into a device. The test circuitry allows the designer to probe any internal node during device operation to aid in debugging a design.

## IEEE Standard 1149.1 Boundary Scan Testing (BST)

A42MX24 and A42MX36 devices contain IEEE Standard 1149.1 boundary scan test circuitry. IEEE Standard 1149.1 defines a four-pin Test Access Port (TAP) interface for testing integrated circuits in a system. The A42MX24 and A42MX36 devices provide the following BST pins: Test Data In (TDI), Test Data Out (TDO), Test Clock (TCK), and Test Mode Select (TMS). Devices are configured in a test "chain" where BST data can be transmitted serially between devices via TDO-to-TDI interconnections. The TMS and TCK signals are shared among all devices in the test chain so that all components operate in the same state.
The 42 MX family implements a subset of the IEEE Standard 1149.1 BST instruction in addition to a private instruction. Refer to the IEEE Standard 1149.1 specification for detailed information regarding BST.

## Boundary Scan Circuitry

The A42MX24 and A42MX36 boundary-scan circuitry consists of a Test Access Port (TAP) controller, test instruction register, a bypass register, and a boundary scan register. Figure 1-10 on page 1-6 shows a block diagram of the 42 MX boundary scan circuitry.

*QCLK1IN, QCLK2IN, QCLK3IN, and QCLK4IN are internally-generated signals.

## Figure 1-9•A42MX36 Quadrant Clock Netw ork



Figure 1-10 • IEEE 1149.1 Boundary Scan Circuitry in A42MX24 and A42MX36

When a device is operating in BST mode, four I/O pins are used for the TDI, TDO, TMS, and TCK signals. An active reset (TRST) pin is not supported; however, the A42M 224 and A42MX36 devices contain power-on circuitry that resets the boundary scan circuitry upon power-up. Table 1-1 summarizes the functions of the IEEE 1149.1 BST signals.
Table 1-1 • IEEE 1149.1 BST Signals

| Signal | Name | Function |
| :--- | :--- | :--- |
| TDI | Test Data In | Serial data input for BST instructions <br> and data. Data is shifted in on the <br> rising edge of TCK. |
| TDO | Test Data Out | Serial data output for BST <br> instructions and test data. |
| TM S | Test Mode Select | Serial data input for BST mode. <br> Data is shifted in on the rising edge <br> of TCK. |
| TCK | Test Clock | Clock signal to shift the BST data <br> into the device. |

## JTAG

A42MX24 and A42M X36 automotive-grade MX devices offer superior diagnostic and testing capabilities by providing JTAG and probing capabilities. These functions are controlled through the special JTAG pins in conjunction with the program fuse.

## JTAG fuse programmed:

- TCK must be terminated—logical high or low doesn't matter (to avoid floating input)
- TDI, TMS may float or at logical high (internal pull-up is present)
- TDO may float or connect to TDI of another device (it's an output)
- JTAG fuse not programmed:
- TCK, TDI, TDO, TMS are user I/O. If not used, they will be configured as tri-stated output.


## BST Instructions

Boundary scan testing within the A42MX24 and A42M X36 devices is controlled by a Test Access Port (TAP) state machine. The TAP controller drives the three-bit instruction register, a bypass register, and the boundary scan data registers within the device. The TAP controller uses the TMS signal to control the testing of the device. The BST mode is determined by the bitstream entered on the TMS pin. Table 1-2 describes the test instructions supported by the A42M X24 and A42M X36 devices.

Table 1-2 • BST Instructions

| Test Mode | Code | Description |
| :--- | :---: | :--- |
| EXTEST | 000 | Allows the external circuitry and board- <br> level interconnections to be tested by <br> forcing a test pattern at the output pins <br> and capturing test results at the input <br> pins. |
| SAM PLE/ <br> PRELOAD | 001 | Allows a snapshot of the signals at the <br> device pins to be captured and examined <br> during device operation. |
| HIGH Z | 101 | Refer to the IEEE Standard 1149.1 <br> specification. |
| CLAM P | 110 | Refer to the IEEE Standard 1149.1 <br> specification. |
| BYPASS | 111 | Enables the bypass register betw een the <br> TDI and TDO pins. The test data passes <br> through the selected device to adjacent <br> devices in the test chain. |

## Reset

The TMS pin is equipped with an internal pull-up resistor. This allows the TAP controller to remain in or return to the Test-Logic-Reset state when there is no input or when a logical 1 is on the TMS pin. To reset the controller, TMS must be HIGH for at least five TCK cycles.

## Development Tool Support

The automotive-grade MX family of FPGAs is fully supported by both Actel's Libero ${ }^{\text {TM }}$ Integrated Design Environment and Designer FPGA Development software. Actel Libero IDE is a design management environment that streamlines the design flow. Libero IDE provides an integrated design manager that seamlessly integrates design tools while guiding the user through the design flow, managing all design and log files, and passing necessary design data among tools. Additionally, Libero IDE allows users to integrate both schematic and HDL synthesis into a single flow and verify the entire design in a single environment (Figure 1-11 on page 1-8). Libero IDE includes Synplify ${ }^{\circledR}$ for Actel from Synplicity ${ }^{\circledR}$, ViewDraw for Actel from Mentor Graphics, ModelSim ${ }^{\text {M }}$ HDL Simulator from Model Technology ${ }^{\text {M }}$, WaveFormer $L^{\text {Lite }}{ }^{\text {TM }}$ from SynaptiCAD ${ }^{\text {TM }}$, and Designer software from Actel.
Actel's Designer software provides a comprehensive suite of backend development tools for FPGA development. The Designer software includes timing-driven place-androute, and a world-class integrated static timing analyzer and constraints editor. With the Designer software, a user can lock his/her design pins before layout while minimally impacting the results of place-and-route. Additionally, the back-annotation flow is compatible

## MX Automotive Family FPGAs

with all the major simulators and the simulation results can be cross-probed with Silicon Explorer II, Actel's integrated verification and logic analysis tool. Another tool included in the Designer software is the ACTgen macro builder, which easily creates popular and commonly used logic functions for implementation into your schematic or HDL design.

Actel's Designer software is compatible with the most popular FPGA design entry and verification tools from companies such as Mentor Graphics, Synplicity, Synopsys, and Cadence Design Systems. The Designer software is available for both the Windows and Unix operating systems


Note: *Only available in Axcelerator and ProASICPLUS Devices.
Figure 1-11 • Design Flow

### 5.0V Operating Conditions

Absolute Maximum Ratings*
Free Air Temperature Range

| Symbol | Parameter | Limits | Units |
| :--- | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC} /} \mathrm{V}_{\mathrm{CCA} /} \mathrm{V}_{\mathrm{CCI}}$ | DC Supply Voltage | -0.5 to +6.5 | V |
| $\mathrm{~V}_{\mathrm{I}}$ | Input Voltage | -0.5 to $\mathrm{V}_{\mathrm{CC}}+0.5$ | V |
| $\mathrm{~V}_{\mathrm{O}}$ | Output Voltage | -0.5 to $\mathrm{V}_{\mathrm{CC}}+0.5$ | V |
| $\mathrm{~T}_{\text {STG }}$ | Storage Temperature | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |

Note: *Stresses beyond those listed under "Absolute M aximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum rated conditions for extended periods may affect device reliability. Devices should not be operated outside the Recommended Operating Conditions.

## Recommended Operating Conditions

| Parameter | Automotive | Units |
| :--- | :---: | :---: |
| Temperature Range ${ }^{*}$ | -40 to +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{\mathrm{CCI}}$ | 4.75 to 5.25 | V |
| $\mathrm{~V}_{\mathrm{CCA}}$ | 4.75 to 5.25 | V |
| $\mathrm{~V}_{\mathrm{CC}}$ | 4.75 to 5.25 | V |

Note: *Ambient temperature $\left(T_{A}\right)$

## Electrical Specifications

| Symbol | Parameter | Automotive |  | Units |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | $\left(\mathrm{IOH}_{\mathrm{OH}}=-4 \mathrm{~mA}\right)$ | 3.1 |  | V |
| $\mathrm{V}_{\text {OL }}$ | $\left(\mathrm{l}_{\mathrm{OL}}=4 \mathrm{~mA}\right)$ |  | 0.4 | V |
| $\mathrm{V}_{\text {IL }}$ |  |  | 0.6 | V |
| $\mathrm{V}_{\mathrm{IH}}$ |  | 2.1 |  | V |
| $\mathrm{I}_{\text {IL }}$ |  | -20 | 20 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{H}}$ |  | -20 | 20 | $\mu \mathrm{A}$ |
| Input Transition Time $\mathrm{t}_{\mathrm{R}}, \mathrm{t}_{\mathrm{F}}{ }^{1}$ |  |  | 250 | ns |
| $\mathrm{C}_{10}$ I/O Capacitance ${ }^{1,2}$ |  |  | 10 | pF |
| Standby Current, $\mathrm{I}_{\text {CC }}{ }^{3}$ |  |  | 35 | mA |
| $\mathrm{I}_{\text {CC(D) }}$ Dynamic $\mathrm{V}_{\text {CCI }}$ Supply Current |  | See "Power Dissipation" on page 1-10. |  |  |

1. Not tested, for information only.
2. Includes worst-case 84-pin PLCC package capacitance. $\mathrm{V}_{\mathrm{OUT}}=0 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}$.
3. All outputs unloaded. All inputs $=\mathrm{V}_{\mathrm{CC}}$ or GND.

## Package Thermal Characteristics

The device junction-to-case thermal characteristic is $\theta_{\mathrm{jc}}$, and the junction-to-ambient air characteristic is $\theta_{\mathrm{ja}}$. The thermal characteristics for $\theta_{\mathrm{ja}}$ are shown with two different air flow rates.

Maximum junction temperature is $150^{\circ} \mathrm{C}$.
A sample calculation of the absolute maximum power dissipation allowed for a PQFP 160-pin package at commercial temperature is as follows:
$\frac{\text { Max. junction temp. }\left({ }^{\circ} \mathrm{C}\right)-\mathrm{Max} . \text { commercial temp. }}{\theta_{\mathrm{ja}}\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)}=\frac{150^{\circ} \mathrm{C}-125^{\circ} \mathrm{C}}{32^{\circ} \mathrm{C} / \mathrm{W}}=0.78 \mathrm{~W}$

|  |  |  |  | $\theta_{\mathbf{j a}}$ |
| :--- | :---: | :---: | :---: | :---: |
|  | Pin Count | $\theta_{\mathbf{j c}}$ | Still Air | $\mathbf{3 0 0} \mathbf{~ f t / m i n ~}$ |
| Plastic Quad Flat Pack | 100 | 12 | $34^{\circ} \mathrm{C} / \mathrm{W}$ | $31^{\circ} \mathrm{C} / \mathrm{W}$ |
| Plastic Quad Flat Pack | 160 | 10 | $32^{\circ} \mathrm{C} / \mathrm{W}$ | $24^{\circ} \mathrm{C} / \mathrm{W}$ |
| Plastic Quad Flat Pack | 208 | 8 | $30^{\circ} \mathrm{C} / \mathrm{W}$ | $23^{\circ} \mathrm{C} / \mathrm{W}$ |
| Plastic Quad Flat Pack | 240 | 3.5 | $19^{\circ} \mathrm{C} / \mathrm{W}$ | $16^{\circ} \mathrm{C} / \mathrm{W}$ |
| Plastic Leaded Chip Carrier | 68 | 13 | $36^{\circ} \mathrm{C} / \mathrm{W}$ | $25^{\circ} \mathrm{C} / \mathrm{W}$ |
| Plastic Leaded Chip Carrier | 84 | 12 | $32^{\circ} \mathrm{C} / \mathrm{W}$ | $22^{\circ} \mathrm{C} / \mathrm{W}$ |
| Thin Plastic Quad Flat Pack | 176 | 11 | $28^{\circ} \mathrm{C} / \mathrm{W}$ | $21^{\circ} \mathrm{C} / \mathrm{W}$ |
| Very Thin Plastic Quad Flat Pack | 80 | 12 | $39^{\circ} \mathrm{C} / \mathrm{W}$ | $33^{\circ} \mathrm{C} / \mathrm{W}$ |
| Very Thin Plastic Quad Flat Pack | 100 | 10 | $38^{\circ} \mathrm{C} / \mathrm{W}$ | $32^{\circ} \mathrm{C} / \mathrm{W}$ |

## Power Dissipation

## General Power Equation

$$
\begin{gathered}
\mathrm{P}=\left[\mathrm{I}_{\mathrm{CC}} \text { standby }+\mathrm{I}_{\mathrm{CC}} \text { active }\right] * \mathrm{~V}_{\mathrm{CCI}}+\mathrm{I}_{\mathrm{OL}} * \mathrm{~V}_{\mathrm{OL}} * \mathrm{~N} \\
+\mathrm{I}_{\mathrm{OH}} *\left(\mathrm{~V}_{\mathrm{CCI}}-\mathrm{V}_{\mathrm{OH}}\right) * \mathrm{M}
\end{gathered}
$$

where:
$I_{C C}$ Standby is the current flowing when no inputs or outputs are changing.
$I_{\text {ccactive }}$ is the current flowing due to CMOS switching.
$\mathrm{I}_{\mathrm{OL}}, \mathrm{I}_{\mathrm{OH}}$ are TTL sink/source currents.
$\mathrm{V}_{\mathrm{OL}}, \mathrm{V}_{\mathrm{OH}}$ are TTL level output voltages.
N equals the number of outputs driving TTL loads to $\mathrm{V}_{\mathrm{OL}}$.
$M$ equals the number of outputs driving TTL loads to $\mathrm{V}_{\mathrm{OH}}$.
Accurate values for N and M are difficult to determine because they depend on the family type, on design details, and on the system I/O. The power can be divided into two components: static and active.

## Static Power Component

Actel FPGAs have small static power components that result in power dissipation lower than PALs or CPLDs. By integrating multiple PALs/CPLDs into one FPGA, an even greater reduction in board-level power dissipation can be achieved.

The power due to standby current is typically a small component of the overall power.
The static power dissipation by TTL loads depends on the number of outputs driving HIGH or LOW, and on the DC load current. Again, this number is typically small. For instance, a 32-bit bussinking 4 mA at 0.33 V will generate 42 mW with all outputs driving LOW, and 140 mW with all outputs driving HIGH. The actual dissipation will average somewhere in between, as I/Os switch states with time.

## Active Pow er Component

Power dissipation in CMOS devices is usually dominated by the active (dynamic) power dissipation. This component is frequency-dependent and a function of the logic and the external I/O. Active power dissipation results from charging internal chip capacitances of the interconnect, unprogrammed antifuses, module inputs, and module outputs, plus external capacitance due to PC board traces and load device inputs. An additional component of the active power dissipation is the totem pole current in the CMOS transistor pairs. The net effect can be associated with an equivalent capacitance that can be combined with frequency and voltage to represent active power dissipation.

## Equivalent Capacitance

The power dissipated by a CMOS circuit can be expressed by the equation:

$$
\text { Power }(\mu \mathrm{W})=\mathrm{C}_{\mathrm{EQ}} * \mathrm{~V}_{\mathrm{CCA}}{ }^{2} * \mathrm{~F}
$$

EQ 1-1
where:

| $\mathrm{C}_{\mathrm{EQ}}=$ | Equivalent capacitance expressed in |
| :--- | :--- |
|  | picofarads $(\mathrm{pF})$ |
| $\mathrm{V}_{\mathrm{CCA}}=$ | Power supply in volts $(\mathrm{V})$ |
| F | $=$ Switching frequency in megahertz $(\mathrm{MHz})$ |

Equivalent capacitance is calculated by measuring $I_{C C}$ active at a specified frequency and voltage for each circuit component of interest. Measurements have been made over a range of frequencies at a fixed value of $\mathrm{V}_{\mathrm{Cc}}$. Equivalent capacitance is frequency-independent, so the results can be used over a wide range of operating conditions. Equivalent capacitance values are shown below.

## $C_{E Q}$ Values for Actel MX FPGAs

| Modules $\left(\mathrm{C}_{\mathrm{EQM}}\right)$ | 3.5 |
| :--- | :--- |
| Input Buffers $\left(\mathrm{C}_{\mathrm{EQI}}\right)$ | 6.9 |
| Output Buffers $\left(\mathrm{C}_{\mathrm{EQO}}\right)$ | 18.2 |
| Routed Array Clock Buffer Loads $\left(\mathrm{C}_{\mathrm{EQCR}}\right)$ | 1.4 |

To calculate the active power dissipated from the complete design, the switching frequency of each part of
the logic must be known. The equation below shows a piece-wise linear summation over all components.

$$
\begin{gathered}
\text { Power }=\mathrm{V}_{\mathrm{CCA}} 2 *\left[\left(\mathrm{~m} \times \mathrm{C}_{\mathrm{EQM}} * \mathrm{f}_{\mathrm{m}}\right)_{\text {Modules }}+\right. \\
\left(\mathrm{n} * \mathrm{C}_{\text {EQI }} * \mathrm{f}_{\mathrm{n}}\right)_{\text {Inputs }}+\left(\mathrm{p} *\left(\mathrm{C}_{\mathrm{EQO}}+\mathrm{C}_{\mathrm{L}}\right) * \mathrm{f}_{\mathrm{p}}\right)_{\text {outputs }}+ \\
0.5 *\left(\mathrm{q}_{1} * \mathrm{C}_{\text {EQCR }}^{*} * \mathrm{f}_{\mathrm{q1}}\right)_{\text {routed_CIk1 }}+\left(\mathrm{r}_{1} * \mathrm{f}_{\mathrm{qq}}\right)_{\text {routed_CIk1 }}+ \\
0.5 *\left(\mathrm{q}_{2} * \mathrm{C}_{\mathrm{EQCR}} * \mathrm{f}_{\mathrm{q} 2}\right)_{\text {routed_CIk2 }}+\left(\mathrm{r}_{2} * \mathrm{f}_{\mathrm{q2}}\right)_{\text {routed_CIk2 }}
\end{gathered}
$$

where:

| m | $=$ Number of logic modules switching at frequency $\mathrm{f}_{\mathrm{m}}$ |
| :---: | :---: |
| n | $=$ Number of input buffers switching at frequency $f_{n}$ |
| p | $=$ Number of output buffers switching at frequency $f_{p}$ |
| $\mathrm{q}_{1}$ | $=$ Number of clock loads on the first routed array clock |
| $\mathrm{q}_{2}$ | $=$ Number of clock loads on the second routed array clock |
| $\mathrm{r}_{1}$ | $=$ Fixed capacitance due to first routed array clock |
| $\mathrm{r}_{2}$ | $=$ Fixed capacitance due to second routed array clock |
| $\mathrm{C}_{\text {EQM }}$ | $=$ Equivalent capacitance of logic modules in pF |
| $\mathrm{C}_{\mathrm{EQI}}$ | $=$ Equivalent capacitance of input buffers in pF |
| $\mathrm{C}_{\text {EQO }}$ | $=$ Equivalent capacitance of output buffers in pF |
| $\mathrm{C}_{\text {EQCR }}$ | $=$ Equivalent capacitance of routed array clock in pF |
| $\mathrm{C}_{\mathrm{L}}$ | $=$ Output load capacitance in p |
| $\mathrm{f}_{\mathrm{m}}$ | $=$ Average logic module switching rate in MHz |
| $\mathrm{f}_{\mathrm{n}}$ | $=$ Average input buffer switching rate in MHz |
| $\mathrm{f}_{\mathrm{p}}$ | $=$ Average output buffer switching rate in M Hz |
| $\mathrm{f}_{\mathrm{q} 1}$ | $=$ Average first routed array clock rate in MHz |
| $\mathrm{f}_{\mathrm{q} 2}$ | $=$ Average second routed array clock rate in MHz |

## Fixed Capacitance Values for MX FPGAs (pF)

| Device Type | r1 <br> routed_Clk1 | r2 <br> routed_Clk2 |
| :--- | :---: | :---: |
| A40M X02 | 41.4 | N/A |
| A40M X04 | 68.6 | N/A |
| A42M X09 | 118 | 118 |
| A42M X16 | 165 | 165 |
| A42M X24 | 185 | 185 |
| A42M X36 | 220 | 220 |

## Determining Average Sw itching Frequency

To determine the switching frequency for a design, the data input values to the circuit must be clearly understood. The following guidelines represent worstcase scenarios; these can be used to generally predict the upper limits of power dissipation.

| Logic M odules (m) | $\begin{aligned} = & 80 \% \text { of } \\ & \text { Combinatorial } \\ & \text { Modules } \end{aligned}$ |
| :---: | :---: |
| Inputs Switching (n) | = \# of Inputs/4 |
| Outputs Switching (p) | = \# of Outputs/4 |
| First Routed Array Clock Loads ( $\mathrm{q}_{1}$ ) | $=40 \%$ of Sequential Modules |
| Second Routed Array Clock Loads ( $\mathrm{q}_{2}$ ) | $\begin{aligned} &= 40 \% \text { of Sequential } \\ & \text { Modules } \end{aligned}$ |
| Load Capacitance ( $\mathrm{C}_{\mathrm{L}}$ ) | $=35 \mathrm{pF}$ |
| Average Logic Module Switching Rate ( $f_{m}$ ) | $=\mathrm{F} / 10$ |
| Average Input Switching Rate ( $\mathrm{f}_{\mathrm{n}}$ ) | $=\mathrm{F} / 5$ |
| Average Output Switching Rate ( $\mathrm{f}_{\mathrm{p}}$ ) | $=F / 10$ |
| Average First Routed Array Clock Rate ( $\mathrm{f}_{\mathrm{q} 1}$ ) | $=F$ |
| Average Second Routed Array Clock Rate ( $\mathrm{f}_{\mathrm{q} 2}$ ) | $=F / 2$ |

## Timing Information



* Values are shown for 40MX at worst-case 5.0V automotive conditions.

Figure 1-12•40MX Timing Model*

*Values are shown for A 42M X09 at worst-case 5.0V automotive conditions
$\dagger$ Input module predicted routing delay
Figure 1-13•42MX Timing Model*


Figure 1-14 • A42MX36 Timing Model (Logic Functions using Quadrant Clocks)*

*Values are shown for A 42 MX 36 at worst-case 5.0 V automotive conditions.
Figure 1-15 • A42MX36 Timing Model (SRAM Functions)*

## Parameter M easurement



Figure 1-16•Output Buffer Delays


Figure 1-17 • AC Test Loads

## Sequential Timing Characteristics



Figure 1-18 • Input Buffer Delays


D represents all data functions involving A. B. and S for multiplexed flip-flops.
Figure 1-20 • Flip-Flops and Latches


Figure 1-22 • Output Buffer Latches


Figure 1-21 • Input Buffer Latches

## Decode Module Timing



Figure 1-23 • Decode Module Timing


Figure 1-24 • SRAM Timing Characteristics

## Dual-Port SRAM Timing Waveforms



Note: Identical timing for falling edge clock.

## Figure 1-25•42MX SRAM Write Operation



Note: Identical timing for falling edge clock.
Figure 1-26 • 42MX SRAM Synchronous Read Operation


Figure 1-27 • 42MX SRAM Asynchronous Read Operation-Type 1


Figure 1-28•42MX SRAM Asynchronous Read Operation-Type 2

## Predictable Performance: Tight Delay Distributions

Propagation delay between logic modules depends on the resistive and capacitive loading of the routing tracks, the interconnect elements, and the module inputs being driven. Propagation delay increases as the length of routing tracks, the number of interconnect elements, or the number of inputs increases.
From a design perspective, the propagation delay can be statistically correlated or modeled by the fanout (number of loads) driven by a module. Higher fanout usually requires some paths to have longer routing tracks.
The MX FPGAs deliver a tight fanout delay distribution, which is achieved in two ways: by decreasing the delay of the interconnect elements and by decreasing the number of interconnect elements per path.
Actel's patented antifuse offers a very low resistive/ capacitive interconnect. The antifuses, fabricated in $0.45 \mu$ lithography, offer nominal levels of $100 \Omega$ resistance and 7.0 femtofarad (fF) capacitance per antifuse.
MX fanout distribution is also tight due to the low number of antifuses required for each interconnect path. The proprietary architecture limits the number of antifuses per path to a maximum of four, with 90 percent of interconnects using only two antifuses.

## Timing Characteristics

Device timing characteristics fall into three categories: family-dependent, device-dependent, and designdependent. The input and output buffer characteristics are common to all MX devices. Internal routing delays are device-dependent. Design dependency means actual delays are not determined until after place-and-route of the user's design is complete. Delay values may then be determined by using the Designer Series utility or by performing simulation with post-layout delays.

## Critical Nets and Typical Nets

Propagation delays in this data sheet apply to typical nets. The abundant routing resources in the $M X$ architecture allows for deterministic timing using Actel's Designer Series development tools, which include TDPR, a timing-driven place-and-route tool. Using Timer, the designer can specify timing-critical nets and system clock frequency. Using these timing specifications, the place-and-route software optimizes the layout of the design to meet the user's specifications.

## Long Tracks

Some nets in the design use long tracks, which are special routing resources that span multiple rows, columns, or modules. Long tracks employ three and sometimes four antifuse connections, which increase capacitance and resistance, resulting in longer net delays for macros connected to long tracks. Typically, up to 6 percent of nets in a fully utilized device require long tracks. Long tracks add approximately a 3 ns to a 6 ns delay, which is represented statistically in higher fanout $(F O=8)$ routing delays in the data sheet specifications section, beginning on "Timing Information" on page 1-
13.

## Temperature and Voltage

Table 1-3 • 42MX Temperature and Voltage Derating Factors
(Normalized to $\mathrm{T}_{\mathrm{J}}=125^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CCA}} / \mathrm{V}_{\mathrm{CCI}}=4.5 \mathrm{~V}$ )

| $\mathbf{4 2 M X}$ <br> Voltage | Temperature |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\mathbf{- 5 5}^{\circ} \mathbf{C}$ | $\mathbf{- 4 0}^{\circ} \mathbf{C}$ | $\mathbf{0 ^ { \circ }} \mathbf{C}$ | $\mathbf{2 5}{ }^{\circ} \mathbf{C}$ | $\mathbf{7 0}^{\circ} \mathbf{C}$ | $\mathbf{8 5}^{\circ} \mathbf{C}$ | $\mathbf{1 2 5}^{\circ} \mathbf{C}$ |
| $\mathbf{4 . 5 0}$ | 0.66 | 0.67 | 0.74 | 0.78 | 0.89 | 0.91 | 1.00 |
| $\mathbf{4 . 7 5}$ | 0.62 | 0.64 | 0.70 | 0.73 | 0.84 | 0.86 | 0.94 |
| $\mathbf{5 . 0 0}$ | 0.60 | 0.62 | 0.68 | 0.71 | 0.82 | 0.84 | 0.92 |
| $\mathbf{5 . 2 5}$ | 0.59 | 0.60 | 0.66 | 0.69 | 0.79 | 0.81 | 0.89 |
| $\mathbf{5 . 5 0}$ | 0.58 | 0.59 | 0.66 | 0.68 | 0.79 | 0.81 | 0.88 |



Note: This derating factor applies to all routing and propagation delays.
Figure 1-29 • 42MX Junction Temperature and Voltage Derating Curves
(Normalized to $\mathrm{T}_{\mathrm{J}}=125^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CCA}} / \mathrm{V}_{\mathrm{CCI}}=4.5 \mathrm{~V}$ )

Table 1-4 • 40MX Temperature and Voltage Derating Factors
(Normalized to $\mathrm{T}_{\mathrm{J}}=125^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=4.5 \mathrm{~V}$ )

| 40MX <br> Voltage | Temperature |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | -55 ${ }^{\circ} \mathrm{C}$ | $-40^{\circ} \mathrm{C}$ | $\mathbf{0}^{\circ} \mathrm{C}$ | $25^{\circ} \mathrm{C}$ | 70 ${ }^{\circ} \mathrm{C}$ | $85^{\circ} \mathrm{C}$ | $125^{\circ} \mathrm{C}$ |
| 4.50 | 0.62 | 0.64 | 0.71 | 0.75 | 0.86 | 0.90 | 1.00 |
| 4.75 | 0.58 | 0.60 | 0.67 | 0.71 | 0.82 | 0.85 | 0.94 |
| 5.00 | 0.57 | 0.59 | 0.65 | 0.69 | 0.79 | 0.83 | 0.92 |
| 5.25 | 0.55 | 0.57 | 0.63 | 0.67 | 0.77 | 0.80 | 0.89 |
| 5.50 | 0.54 | 0.56 | 0.62 | 0.66 | 0.76 | 0.79 | 0.88 |



Note: This derating factor applies to all routing and propagation delays.
Figure 1-30 • 40MX Junction Temperature and Voltage Derating Curves (Normalized to $\mathrm{T}_{\mathrm{J}}=125^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CCA}} / \mathrm{V}_{\mathrm{CCI}}=4.5 \mathrm{~V}$ )

## Timing Characteristics

Table 1-5 • A40M X02 Timing Characteristics (Nominal 5.0V Operation)
Worst-Case Automotive Conditions, $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}, \mathrm{~T}_{\mathrm{J}}=125^{\circ} \mathrm{C}$

|  |  | 'Std' Speed |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Parameter | Description | Min. | Max. | Units |
| Logic Module Propagation Delays |  |  |  |  |
| $\mathrm{t}_{\text {PD1 }}$ <br> $t_{\text {PD2 }}$ <br> $\mathrm{t}_{\mathrm{CO}}$ <br> $\mathrm{t}_{\mathrm{GO}}$ <br> $t_{\text {RS }}$ | Single M odule <br> Dual-M odule M acros <br> Sequential Clock-to-Q <br> Latch G-to-Q <br> Flip-Flop (Latch) Reset-to-Q |  | $\begin{aligned} & 2.3 \\ & 5.0 \\ & 2.3 \\ & 2.3 \\ & 2.3 \end{aligned}$ | ns ns ns ns ns |
| Logic Module Predicted Routing Delays1 |  |  |  |  |
| $\mathrm{t}_{\text {RD1 }}$ <br> $t_{\text {RD2 }}$ <br> $t_{\text {RD3 }}$ <br> $t_{\text {RD4 }}$ <br> $\mathrm{t}_{\text {RD8 }}$ | FO=1 Routing Delay <br> FO=2 Routing Delay <br> FO=3 Routing Delay <br> FO=4 Routing Delay <br> FO=8 Routing Delay |  | $\begin{aligned} & 2.5 \\ & 3.4 \\ & 4.4 \\ & 5.4 \\ & 9.3 \end{aligned}$ | ns <br> ns <br> ns <br> ns <br> ns |
| Logic Module Sequential Timing2 |  |  |  |  |
| $\mathrm{t}_{\text {SUD }}$ $t_{H D}{ }^{3}$ <br> $\mathrm{t}_{\text {SUENA }}$ <br> $\mathrm{t}_{\text {HENA }}$ <br> $t_{\text {WCLKA }}$ <br> $t_{\text {WASYN }}$ <br> $t_{A}$ <br> $f_{\text {MAX }}$ | Flip-Flop (Latch) Data Input Set-Up <br> Flip-Flop (Latch) Data Input Hold <br> Flip-Flop (Latch) Enable Set-Up <br> Flip-Flop (Latch) Enable Hold <br> Flip-Flop (Latch) Clock Active Pulse Width <br> Flip-Flop (Latch) Asynchronous Pulse W idth <br> Flip-Flop Clock Input Period <br> Flip-Flop (Latch) Clock Frequency ( $\mathrm{FO}=128$ ) | $\begin{aligned} & \hline 5.8 \\ & 0.0 \\ & 5.8 \\ & 0.0 \\ & 6.1 \\ & 6.1 \\ & 9.2 \end{aligned}$ | $163$ | ns <br> ns ns ns ns ns ns M Hz |
| Input Module Propagation Delays |  |  |  |  |
| $\mathrm{t}_{\mathrm{INYH}}$ <br> $\mathrm{t}_{\text {INYL }}$ | Pad-to-Y HIGH <br> Pad-to-Y LOW |  | $\begin{aligned} & 1.4 \\ & 1.2 \end{aligned}$ | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| Input Module Predicted Routing Delays1 |  |  |  |  |
| $\begin{aligned} & \mathrm{t}_{\text {IRD1 }} \\ & \mathrm{t}_{\text {IRD2 }} \\ & \mathrm{t}_{\text {IRD3 }} \\ & \mathrm{t}_{\text {IRD4 }} \\ & \mathrm{t}_{\text {IRD8 }} \end{aligned}$ | FO=1 Routing Delay <br> FO=2 Routing Delay <br> FO=3 Routing Delay <br> FO $=4$ Routing Delay <br> FO=8 Routing Delay |  | $\begin{gathered} \hline 3.9 \\ 4.9 \\ 5.9 \\ 6.9 \\ 10.8 \end{gathered}$ | ns <br> ns <br> ns <br> ns <br> ns |

1. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.
2. Set-up times assume fanout of 3 . Further testing information can be obtained from the Timer utility.
3. The hold time for the DFM E1A macro may be greater than 0 ns . Use the Series or later Timer to check the hold time for this macro.
4. Delays based on 35 pF loading.

MX Automotive Family FPGAs

Table 1-5 • A40M X02 Timing Characteristics (Nominal 5.0V Operation)
Worst-Case Automotive Conditions, $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}, \mathrm{~T}_{\mathrm{J}}=125^{\circ} \mathrm{C}$ (Continued)

|  |  |  | 'Std' Speed |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Description |  | Min. | Max. | Units |
| Global Clock Network |  |  |  |  |  |
| $\mathrm{t}_{\text {CKH }}$ | Input Low to HIGH | $\begin{aligned} & \hline \mathrm{FO}=16 \\ & \mathrm{FO}=128 \end{aligned}$ |  | $\begin{aligned} & 8.6 \\ & 8.6 \end{aligned}$ | ns |
| $\mathrm{t}_{\mathrm{CKL}}$ | Input High to LOW | $\begin{aligned} & \mathrm{FO}=16 \\ & \mathrm{FO}=128 \end{aligned}$ |  | $\begin{aligned} & 9.1 \\ & 9.1 \end{aligned}$ | ns |
| $\mathrm{t}_{\text {PWH }}$ | M inimum Pulse Width HIGH | $\begin{aligned} & \mathrm{FO}=16 \\ & \mathrm{FO}=128 \end{aligned}$ | $\begin{aligned} & 4.2 \\ & 4.4 \end{aligned}$ |  | ns |
| $\mathrm{t}_{\text {PWL }}$ | M inimum Pulse Width LOW | $\begin{aligned} & \mathrm{FO}=16 \\ & \mathrm{FO}=128 \end{aligned}$ | $\begin{aligned} & 4.2 \\ & 4.4 \end{aligned}$ |  | ns |
| $\mathrm{t}_{\text {CKSW }}$ | M aximum Skew | $\begin{aligned} & \mathrm{FO}=16 \\ & \mathrm{FO}=128 \end{aligned}$ |  | $\begin{aligned} & 0.7 \\ & 1.0 \end{aligned}$ | ns |
| $t_{p}$ | M inimum Period | $\begin{aligned} & \mathrm{FO}=16 \\ & \mathrm{FO}=128 \end{aligned}$ | $\begin{aligned} & 8.8 \\ & 7.2 \end{aligned}$ |  | ns |
| $\mathrm{f}_{\text {MAX }}$ | M aximum Frequency | $\begin{aligned} & \mathrm{FO}=16 \\ & \mathrm{FO}=128 \end{aligned}$ |  | $\begin{aligned} & 170 \\ & 164 \end{aligned}$ | M Hz |
| TIL Output Module Timing ${ }^{4}$ |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{DLH}}$ <br> $\mathrm{t}_{\mathrm{DHL}}$ <br> $\mathrm{t}_{\text {ENZH }}$ <br> $\mathrm{t}_{\text {ENZL }}$ <br> $\mathrm{t}_{\text {ENHZ }}$ <br> $t_{\text {ENLZ }}$ <br> $d_{\text {TLH }}$ <br> $d_{\text {THL }}$ | Data-to-Pad HIGH <br> Data-to-Pad LOW <br> Enable Pad Z to HIGH <br> Enable Pad Z to LOW <br> Enable Pad HIGH to Z <br> Enable Pad LOW to Z <br> Delta LOW to HIGH <br> Delta HIGH to LOW |  |  | $\begin{gathered} \hline 6.2 \\ 7.5 \\ 7.1 \\ 8.8 \\ 14.9 \\ 11 \\ 0.04 \\ 0.05 \end{gathered}$ | ns <br> ns <br> ns <br> ns <br> ns <br> ns <br> ns/pF <br> $n s / p F$ |
| CMOS Output Module Timing ${ }^{4}$ |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{DLH}}$ <br> $t_{\text {DHL }}$ <br> $\mathrm{t}_{\text {ENZH }}$ <br> $t_{\text {ENZL }}$ <br> $t_{\text {ENHZ }}$ <br> $t_{\text {ENLZ }}$ <br> $d_{\text {TLH }}$ <br> $d_{\text {THL }}$ | Data-to-Pad HIGH <br> Data-to-Pad LOW <br> Enable Pad Z to HIGH <br> Enable Pad Z to LOW <br> Enable Pad HIGH to Z <br> Enable Pad LOW to Z <br> Delta LOW to HIGH <br> Delta HIGH to LOW |  |  | $\begin{gathered} \hline 7.4 \\ 6.4 \\ 6.4 \\ 9.2 \\ 14.9 \\ 11 \\ 0.06 \\ 0.04 \end{gathered}$ | ns <br> ns <br> ns <br> ns <br> ns <br> ns <br> ns/pF <br> ns/pF |

1. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.
2. Set-up times assume fanout of 3 . Further testing information can be obtained from the Timer utility.
3. The hold time for the DFM E1A macro may be greater than 0 ns . Use the Series or later Timer to check the hold time for this macro.
4. Delays based on 35 pF loading.
$\qquad$

Table 1-6 • A40M X04 Timing Characteristics (Nominal 5.0V Operation)
Worst-Case Automotive Conditions, $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}, \mathrm{~T}_{\mathrm{J}}=125^{\circ} \mathrm{C}$

|  |  |  | eed |  |
| :---: | :---: | :---: | :---: | :---: |
| Parameter | Description | Min. | Max. | Units |
| Logic Module Propagation Delays |  |  |  |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PD1}} \\ & \mathrm{t}_{\mathrm{PD} 2} \\ & \mathrm{t}_{\mathrm{CO}} \\ & \mathrm{t}_{\mathrm{GO}} \\ & \mathrm{t}_{\mathrm{RS}} \end{aligned}$ | Single M odule <br> Dual-M odule M acros <br> Sequential Clock-to-Q <br> Latch G-to-Q <br> Flip-Flop (Latch) Reset-to-Q |  | $\begin{aligned} & 2.3 \\ & 5.0 \\ & 2.3 \\ & 2.3 \\ & 2.3 \end{aligned}$ | ns ns ns ns ns |
| Logic Module Predicted Routing Delays ${ }^{\mathbf{1}}$ |  |  |  |  |
| $t_{\text {RD1 }}$ <br> $t_{\text {RD2 }}$ <br> $t_{\text {RD3 }}$ <br> $t_{\text {RD4 }}$ <br> $t_{\text {RD8 }}$ | FO=1 Routing Delay <br> FO=2 Routing Delay <br> FO=3 Routing Delay <br> FO=4 Routing Delay <br> FO=8 Routing Delay |  | $\begin{aligned} & 2.6 \\ & 3.6 \\ & 4.5 \\ & 5.5 \\ & 9.5 \end{aligned}$ | ns ns ns ns ns |
| Logic Module Sequential Timing ${ }^{2}$ |  |  |  |  |
| $\mathrm{t}_{\text {SUD }}$ $t_{H D}{ }^{3}$ <br> $t_{\text {SUENA }}$ <br> $\mathrm{t}_{\text {HENA }}$ <br> $t_{\text {WCLKA }}$ <br> $t_{\text {WASYN }}$ <br> $t_{A}$ <br> $f_{\text {MAX }}$ | Flip-Flop (Latch) Data Input Set-Up <br> Flip-Flop (Latch) Data Input Hold <br> Flip-Flop (Latch) Enable Set-Up <br> Flip-Flop (Latch) Enable Hold <br> Flip-Flop (Latch) Clock Active Pulse Width <br> Flip-Flop (Latch) Asynchronous Pulse W idth <br> Flip-Flop Clock Input Period <br> Flip-Flop (Latch) Clock Frequency $(\mathrm{FO}=128)$ | $\begin{aligned} & 5.8 \\ & 0.0 \\ & 5.8 \\ & 0.0 \\ & 6.1 \\ & 6.2 \\ & 9.2 \end{aligned}$ | $164$ | ns <br> ns <br> ns <br> ns <br> ns <br> ns <br> ns <br> M Hz |
| Input Module Propagation Delays |  |  |  |  |
| $\mathrm{t}_{\text {INYH }}$ <br> $\mathrm{t}_{\mathrm{INYL}}$ | Pad-to-Y HIGH <br> Pad-to-Y LOW |  | $\begin{aligned} & 1.4 \\ & 1.2 \end{aligned}$ | ns ns |
| Input Module Predicted Routing Delays ${ }^{1}$ |  |  |  |  |
| $\begin{aligned} & \mathrm{t}_{\text {IRD1 }} \\ & \mathrm{t}_{\text {IRD2 }} \\ & \mathrm{t}_{\text {IRD3 }} \\ & \mathrm{t}_{\text {IRD4 }} \\ & \mathrm{t}_{\text {IRD8 }} \end{aligned}$ | FO=1 Routing Delay <br> FO=2 Routing Delay <br> FO=3 Routing Delay <br> FO=4 Routing Delay <br> FO=8 Routing Delay |  | $\begin{gathered} \hline 3.9 \\ 4.9 \\ 5.9 \\ 6.9 \\ 10.7 \end{gathered}$ | ns ns ns ns ns |

1. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.
2. Set-up times assume fanout of 3 . Further testing information can be obtained from the Timer utility.
3. The hold time for the DFM E1A macro may be greater than 0 ns . Use the Series or later Timer to check the hold time for this macro.
4. Delays based on 35 pF loading.

Table 1-6 • A40M X04 Timing Characteristics (Nominal 5.0V Operation)
Worst-Case Automotive Conditions, $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}, \mathrm{~T}_{\mathrm{J}}=125^{\circ} \mathrm{C}$ (Continued)

|  |  |  | 'Std' Speed |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Description |  | Min. | Max. | Units |
| Global Clock Network |  |  |  |  |  |
| $\mathrm{t}_{\text {CKH }}$ | Input LOW to HIGH | $\begin{aligned} & \mathrm{FO}=16 \\ & \mathrm{FO}=128 \end{aligned}$ |  | $\begin{aligned} & 8.7 \\ & 8.7 \end{aligned}$ | ns |
| $\mathrm{t}_{\mathrm{CKL}}$ | Input HIGH to LOW | $\begin{aligned} & \mathrm{FO}=16 \\ & \mathrm{FO}=128 \end{aligned}$ |  | $\begin{aligned} & 9.2 \\ & 9.2 \end{aligned}$ | ns |
| $\mathrm{t}_{\text {PWH }}$ | M inimum Pulse Width HIGH | $\begin{aligned} & \mathrm{FO}=16 \\ & \mathrm{FO}=128 \end{aligned}$ | $\begin{aligned} & 4.2 \\ & 4.4 \end{aligned}$ |  | ns |
| $\mathrm{t}_{\text {PWL }}$ | M inimum Pulse Width LOW | $\begin{aligned} & \mathrm{FO}=16 \\ & \mathrm{FO}=128 \end{aligned}$ | $\begin{aligned} & 4.2 \\ & 4.2 \end{aligned}$ |  | ns |
| $\mathrm{t}_{\text {CKSW }}$ | M aximum Skew | $\begin{aligned} & \mathrm{FO}=16 \\ & \mathrm{FO}=128 \end{aligned}$ |  | $\begin{aligned} & 0.7 \\ & 1.0 \end{aligned}$ | ns |
| $t_{p}$ | M inimum Period | $\begin{aligned} & \mathrm{FO}=16 \\ & \mathrm{FO}=128 \end{aligned}$ | $\begin{aligned} & 8.8 \\ & 9.2 \end{aligned}$ |  | ns |
| $\mathrm{f}_{\text {M AX }}$ | M aximum Frequency | $\begin{aligned} & \mathrm{FO}=16 \\ & \mathrm{FO}=128 \end{aligned}$ |  | $\begin{aligned} & 170 \\ & 164 \end{aligned}$ | M Hz |
| TTL Output Module Timing ${ }^{4}$ |  |  |  |  |  |
| $t_{\text {DLH }}$ | Data-to-Pad HIGH |  |  | 6.2 | ns |
| $t_{\text {DHL }}$ | Data-to-Pad LOW |  |  | 7.5 | ns |
| $\mathrm{t}_{\text {ENZH }}$ | Enable Pad Z to HIGH |  |  | 7.1 | ns |
| $\mathrm{t}_{\text {ENZL }}$ | Enable Pad Z to LOW |  |  | 8.8 | ns |
| $\mathrm{t}_{\text {ENHZ }}$ | Enable Pad HIGH to Z |  |  | 14.9 | ns |
| $\mathrm{t}_{\text {ENLZ }}$ | Enable Pad LOW to Z |  |  | 11 | ns |
| $\mathrm{d}_{\text {TLH }}$ | Delta LOW to HIGH |  |  | 0.04 | ns/pF |
| $\mathrm{d}_{\text {THL }}$ | Delta HIGH to LOW |  |  | 0.05 | $\mathrm{ns} / \mathrm{pF}$ |
| CMOS Output Module Timing ${ }^{\mathbf{4}}$ |  |  |  |  |  |
| $t_{\text {DLH }}$ | Data-to-Pad HIGH |  |  | 7.5 | ns |
| $\mathrm{t}_{\text {DHL }}$ | Data-to-Pad LOW |  |  | 6.4 | ns |
| $\mathrm{t}_{\text {ENZH }}$ | Enable Pad Z to HIGH |  |  | 6.4 | ns |
| $\mathrm{t}_{\text {ENZL }}$ | Enable Pad Z to LOW |  |  | 9.2 | ns |
| $\mathrm{t}_{\text {ENHZ }}$ | Enable Pad HIGH to Z |  |  | 14.9 | ns |
| $t_{\text {ENLZ }}$ | Enable Pad LOW to Z |  |  | 11 | ns |
| $\mathrm{d}_{\text {TLH }}$ | Delta LOW to HIGH |  |  | 0.07 | ns/pF |
| $\mathrm{d}_{\text {THL }}$ | Delta HIGH to LOW |  |  | 0.05 | $\mathrm{ns} / \mathrm{pF}$ |

1. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.
2. Set-up times assume fanout of 3 . Further testing information can be obtained from the Timer utility.
3. The hold time for the DFM E1A macro may be greater than 0 ns . Use the Series or later Timer to check the hold time for this macro.
4. Delays based on 35 pF loading.
$\qquad$

Table 1-7 • A42M X09 Timing Characteristics (Nominal 5.0V Operation)
Worst-Case Automotive Conditions, $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}, \mathrm{~T}_{\mathrm{J}}=125^{\circ} \mathrm{C}$

|  |  | 'Std' Speed |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Parameter | Description | Min. | Max. | Units |
| Logic M odule Propagation Delays ${ }^{\mathbf{1}}$ |  |  |  |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PD1}} \\ & \mathrm{t}_{\mathrm{CO}} \\ & \mathrm{t}_{\mathrm{GO}} \\ & \mathrm{t}_{\mathrm{RS}} \end{aligned}$ | Single M odule <br> Sequential Clock-to-Q <br> Latch G-to-Q <br> Flip-Flop (Latch) Reset-to-Q |  | $\begin{aligned} & 2.1 \\ & 2.2 \\ & 2.1 \\ & 2.5 \end{aligned}$ | ns ns ns ns |
| Logic Module Predicted Routing Delays ${ }^{2}$ |  |  |  |  |
| $t_{\text {RD1 }}$ <br> $t_{\text {RD2 }}$ <br> $\mathrm{t}_{\mathrm{RD} 3}$ <br> $t_{\text {RD4 }}$ <br> $t_{\text {RD8 }}$ | FO=1 Routing Delay <br> FO=2 Routing Delay <br> FO=3 Routing Delay <br> FO=4 Routing Delay <br> FO=8 Routing Delay |  | $\begin{aligned} & 1.2 \\ & 1.7 \\ & 2.0 \\ & 2.4 \\ & 4.0 \end{aligned}$ | ns ns ns ns ns |
| Logic Module Sequential Timing ${ }^{\text {3, }} 4$ |  |  |  |  |
| $\mathrm{t}_{\text {SUD }}$ <br> $t_{H D}$ <br> $t_{\text {SUENA }}$ <br> $\mathrm{t}_{\text {HENA }}$ <br> $t_{\text {WCLKA }}$ <br> $t_{\text {WASYN }}$ <br> $t_{A}$ <br> $\mathrm{t}_{\mathrm{INH}}$ <br> tinsu <br> $\mathrm{t}_{\text {OUTH }}$ <br> touTSu <br> $f_{\text {MAX }}$ | Flip-Flop (Latch) Data Input Set-Up <br> Flip-Flop (Latch) Data Input Hold <br> Flip-Flop (Latch) Enable Set-Up <br> Flip-Flop (Latch) Enable Hold <br> Flip-Flop (Latch) Clock Active Pulse Width <br> Flip-Flop (Latch) Asynchronous Pulse W idth <br> Flip-Flop Clock Input Period <br> Input Buffer Latch Hold <br> Input Buffer Latch Set-Up <br> Output Buffer Latch Hold <br> Output Buffer Latch Set-Up <br> Flip-Flop (Latch) Clock Frequency | $\begin{aligned} & 0.6 \\ & 0.0 \\ & 0.7 \\ & 0.0 \\ & 5.9 \\ & 7.8 \\ & 6.0 \\ & 0.0 \\ & 0.5 \\ & 0.0 \\ & 0.5 \end{aligned}$ | 229 | ns <br> ns <br> ns <br> ns <br> ns <br> ns <br> ns <br> ns <br> ns <br> ns <br> ns <br> M Hz |
| Input M odule Propagation Delays |  |  |  |  |
| $\mathrm{t}_{\text {INYH }}$ <br> $\mathrm{t}_{\mathrm{INYL}}$ | Pad-to-Y HIGH <br> Pad-to-Y LOW |  | $\begin{aligned} & 1.9 \\ & 1.4 \end{aligned}$ | ns |

1. For dual-module macros, use $t_{P D 1}+t_{R D 1}+t_{P D n}, t_{C O}+t_{R D 1}+t_{P D n}$, or $t_{P D 1}+t_{R D 1}+t_{S U D}$, whichever is appropriate.
2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.
3. Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the Timer utility.
4. Set-up and hold timing parameters for the input buffer latch are defined with respect to the PAD and the D input. External setup/ hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to the $G$ input subtracts (adds) to the internal setup (hold) time.
5. Delays based on 35 pF loading.

Table 1-7 • A42M X09 Timing Characteristics (Nominal 5.0V Operation) Worst-Case Automotive Conditions, $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}, \mathrm{~T}_{\mathrm{J}}=125^{\circ} \mathrm{C}$ (Continued)

|  |  |  | 'Std' Speed |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Description |  | Min | Max. | Units |
| $\mathrm{t}_{\text {INGH }}$ | G to Y HIGH |  |  | 2.2 | ns |
| tingL | G to Y LOW |  |  | 2.2 | ns |
| Input Module Predicted Routing Delays ${ }^{2}$ |  |  |  |  |  |
| $\mathrm{t}_{\text {IRD1 }}$ | FO=1 Routing Delay |  |  | 3.5 | ns |
| $\mathrm{t}_{\text {IRD2 }}$ | FO=2 Routing Delay |  |  | 4.0 | ns |
| $\mathrm{t}_{\text {IRD3 }}$ | FO=3 Routing Delay |  |  | 4.4 | ns |
| tIRD4 | FO=4 Routing Delay |  |  | 4.8 | ns |
| tIRD8 | FO=8 Routing Delay |  |  | 6.5 | ns |
| Global Clock |  |  |  |  |  |
| $\mathrm{t}_{\text {CKH }}$ | Input LOW to HIGH | $\begin{aligned} & \mathrm{FO}=32 \\ & \mathrm{FO}=256 \end{aligned}$ |  | $\begin{aligned} & 4.2 \\ & 4.7 \end{aligned}$ | $\mathrm{ns}$ |
| $\mathrm{t}_{\mathrm{CKL}}$ | Input HIGH to LOW | $\begin{aligned} & \mathrm{FO}=32 \\ & \mathrm{FO}=256 \end{aligned}$ |  | $\begin{aligned} & 6.1 \\ & 6.7 \end{aligned}$ | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| $t_{\text {PWH }}$ | M inimum Pulse Width HIGH | $\begin{aligned} & \mathrm{FO}=32 \\ & \mathrm{FO}=256 \end{aligned}$ | $\begin{aligned} & 2.1 \\ & 2.4 \end{aligned}$ |  | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| $\mathrm{t}_{\text {PWL }}$ | M inimum Pulse Width LOW | $\begin{aligned} & \mathrm{FO}=32 \\ & \mathrm{FO}=256 \end{aligned}$ | $\begin{aligned} & 2.1 \\ & 2.4 \end{aligned}$ |  | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| $\mathrm{t}_{\text {CKSW }}$ | M aximum Skew | $\begin{aligned} & \mathrm{FO}=32 \\ & \mathrm{FO}=256 \end{aligned}$ |  | $\begin{aligned} & 0.6 \\ & 0.6 \end{aligned}$ | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| $\mathrm{t}_{\text {SUEXT }}$ | Input Latch External Set-Up | $\begin{aligned} & \mathrm{FO}=32 \\ & \mathrm{FO}=256 \end{aligned}$ | $\begin{aligned} & 0.0 \\ & 0.0 \end{aligned}$ |  | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| $\mathrm{t}_{\text {HEXT }}$ | Input Latch External Hold | $\begin{aligned} & \mathrm{FO}=32 \\ & \mathrm{FO}=256 \end{aligned}$ | $\begin{aligned} & 4.1 \\ & 4.6 \end{aligned}$ |  | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| $t_{p}$ | M inimum Period | $\begin{aligned} & \mathrm{FO}=32 \\ & \mathrm{FO}=256 \end{aligned}$ | $\begin{aligned} & 5.5 \\ & 6.1 \end{aligned}$ |  | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| $\mathrm{f}_{\text {MAX }}$ | M aximum Frequency | $\begin{aligned} & \mathrm{FO}=32 \\ & \mathrm{FO}=256 \end{aligned}$ |  | $\begin{aligned} & 253 \\ & 229 \end{aligned}$ | $\begin{aligned} & \mathrm{MHz} \\ & \mathrm{MHz} \end{aligned}$ |
| TTL Output Module Timing ${ }^{5}$ |  |  |  |  |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{DLH}} \\ & \mathrm{t}_{\mathrm{DHL}} \\ & \mathrm{t}_{\text {ENZH }} \end{aligned}$ | Data-to-Pad HIGH <br> Data-to-Pad LOW <br> Enable Pad Z to HIGH |  |  | 4.2 5.1 4.6 | ns ns ns |

1. For dual-module macros, use $t_{P D 1}+t_{R D 1}+t_{P D n}, t_{C O}+t_{R D 1}+t_{P D n}$, or $t_{P D 1}+t_{R D 1}+t_{S U D}$, whichever is appropriate.
2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.
3. Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the Timer utility.
4. Set-up and hold timing parameters for the input buffer latch are defined with respect to the PAD and the D input. External setup/ hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to the $G$ input subtracts (adds) to the internal setup (hold) time.
5. Delays based on 35 pF loading.

Table 1-7 • A42M X09 Timing Characteristics (Nominal 5.0V Operation) Worst-Case Automotive Conditions, $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}, \mathrm{~T}_{\mathrm{J}}=125^{\circ} \mathrm{C}$ (Continued)


1. For dual-module macros, use $t_{P D 1}+t_{R D 1}+t_{P D n}, t_{C O}+t_{R D 1}+t_{P D n}$, or $t_{P D 1}+t_{R D 1}+t_{S U D}$, whichever is appropriate.
2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.
3. Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the Timer utility.
4. Set-up and hold timing parameters for the input buffer latch are defined with respect to the PAD and the $D$ input. External setup/ hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to the $G$ input subtracts (adds) to the internal setup (hold) time.
5. Delays based on 35 pF loading.

Table 1-8 • A42M X16 Timing Characteristics (Nominal 5.0V Operation) Worst-Case Automotive Conditions, $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}, \mathrm{~T}_{\mathrm{J}}=125^{\circ} \mathrm{C}$

|  |  | 'Std' Speed |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Parameter | Description | Min | Max. | Units |
| Logic Module Propagation Delays ${ }^{1}$ |  |  |  |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PD1} 1} \\ & \mathrm{t}_{\mathrm{CO}} \\ & \mathrm{t}_{\mathrm{GO}} \\ & \mathrm{t}_{\mathrm{RS}} \end{aligned}$ | Single M odule <br> Sequential Clock-to-Q <br> Latch G-to-Q <br> Flip-Flop (Latch) Reset-to-Q |  | $\begin{aligned} & 2.4 \\ & 2.5 \\ & 2.4 \\ & 2.7 \end{aligned}$ | ns ns ns ns |
| Logic Module Predicted Routing Delays ${ }^{2}$ |  |  |  |  |
| $t_{\text {RD1 }}$ <br> $t_{\text {RD2 }}$ <br> $t_{\text {RD3 }}$ <br> $t_{\text {RD4 }}$ <br> $t_{\text {RD8 }}$ | FO=1 Routing Delay <br> FO=2 Routing Delay <br> FO =3 Routing Delay <br> FO $=4$ Routing Delay <br> FO=8 Routing Delay |  | $\begin{aligned} & 1.4 \\ & 1.8 \\ & 2.2 \\ & 2.7 \\ & 4.5 \end{aligned}$ | ns <br> ns <br> ns <br> ns <br> ns |
| Logic Module Sequential Timing ${ }^{\text {3,4 }}$ |  |  |  |  |
| $t_{\text {SUD }}$ <br> $t_{H D}$ <br> $t_{\text {SUENA }}$ <br> $t_{\text {HENA }}$ <br> $t_{\text {WCLKA }}$ <br> $t_{\text {WASYN }}$ <br> $t_{A}$ <br> tinh <br> tinsu <br> $\mathrm{t}_{\text {OUTH }}$ <br> $\mathrm{t}_{\text {OUTSU }}$ <br> $f_{\text {MAX }}$ | Flip-Flop (Latch) Data Input Set-Up <br> Flip-Flop (Latch) Data Input Hold <br> Flip-Flop (Latch) Enable Set-Up <br> Flip-Flop (Latch) Enable Hold <br> Flip-Flop (Latch) Clock Active Pulse Width <br> Flip-Flop (Latch) Asynchronous Pulse W idth <br> Flip-Flop Clock Input Period <br> Input Buffer Latch Hold <br> Input Buffer Latch Set-Up <br> Output Buffer Latch Hold <br> Output Buffer Latch Set-Up <br> Flip-Flop (Latch) Clock Frequency | $\begin{aligned} & 0.6 \\ & 0.0 \\ & 1.2 \\ & 0.0 \\ & 5.9 \\ & 7.8 \\ & 11 . \\ & 0.0 \\ & 0.8 \\ & 0.8 \\ & 0 . \end{aligned}$ | $1839.8$ | $\begin{gathered} \text { ns } \\ \text { ns } \\ \text { ns } \\ \text { ns } \\ \text { ns } \\ \text { ns } \\ \text { ns } \\ \text { ns } \\ \text { ns } \\ \text { ns } \\ \text { ns } \\ \mathrm{MHz} \end{gathered}$ |
| Input M odule Propagation Delays |  |  |  |  |
| $\mathrm{t}_{\text {INYH }}$ <br> $\mathrm{t}_{\mathrm{INYL}}$ | Pad-to-Y HIGH <br> Pad-to-Y LOW |  | 1.9 1.5 | ns ns |

1. For dual-module macros, use $t_{P D 1}+t_{R D 1}+t_{P D n}, t_{C O}+t_{R D 1}+t_{P D n}$, or $t_{P D 1}+t_{R D 1}+t_{S U D}$, point and position whichever is appropriate.
2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.
3. Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the Timer utility.
4. Set-up and hold timing parameters for the input buffer latch are defined with respect to the PAD and the $D$ input. External setup/ hold timing parameters must account for delay from an external PAD signal to the $G$ inputs. Delay from an external PAD signal to the $G$ input subtracts (adds) to the internal setup (hold) time.
5. Delays based on 35 pF loading.
$\qquad$

Table 1-8 • A42MX16 Timing Characteristics (Nominal 5.0V Operation)
Worst-Case Automotive Conditions, $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}, \mathrm{~T}_{\mathrm{J}}=125^{\circ} \mathrm{C}$ (Continued)

|  |  |  | 'Std' Speed |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Description |  | Min. | Max. | Units |
| ting | G to Y HIGH |  |  | 2.5 | ns |
| tingL | G to Y LOW |  |  | 2.5 | ns |
| Input Modul | Routing Delays2 |  |  |  |  |
| $\mathrm{t}_{\text {IRD1 }}$ | FO=1 Routing Delay |  |  | 3.2 | ns |
| $\mathrm{t}_{\text {IRD2 }}$ | FO $=2$ Routing Delay |  |  | 3.6 | ns |
| $\mathrm{t}_{\text {IRD3 }}$ | FO $=3$ Routing Delay |  |  | 4.1 | ns |
| $\mathrm{tIRD4}$ | FO=4 Routing Delay |  |  | 4.6 | ns |
| tIRD8 | FO=8 Routing Delay |  |  | 6.3 | ns |
| Global Clock |  |  |  |  |  |
| $\mathrm{t}_{\text {CKH }}$ | Input LOW to HIGH | $\begin{aligned} & \mathrm{FO}=32 \\ & \mathrm{FO}=384 \end{aligned}$ |  | $\begin{aligned} & 4.6 \\ & 5.1 \end{aligned}$ | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| $\mathrm{t}_{\mathrm{CKL}}$ | Input HIGH to LOW | $\begin{aligned} & \mathrm{FO}=32 \\ & \mathrm{FO}=384 \end{aligned}$ |  | $\begin{aligned} & 6.6 \\ & 7.8 \end{aligned}$ | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| $t_{\text {PWH }}$ | M inimum Pulse Width HIGH | $\begin{aligned} & \mathrm{FO}=32 \\ & \mathrm{FO}=384 \end{aligned}$ | $\begin{aligned} & 5.5 \\ & 6.3 \end{aligned}$ |  | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| $\mathrm{t}_{\text {PWL }}$ | M inimum Pulse Width LOW | $\begin{aligned} & \mathrm{FO}=32 \\ & \mathrm{FO}=384 \end{aligned}$ | $\begin{aligned} & 5.5 \\ & 6.3 \end{aligned}$ |  | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| $\mathrm{t}_{\text {CKSW }}$ | M aximum Skew | $\begin{aligned} & \mathrm{FO}=32 \\ & \mathrm{FO}=384 \end{aligned}$ |  | $\begin{aligned} & 0.6 \\ & 0.6 \end{aligned}$ | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| $t_{\text {SUEXT }}$ | Input Latch External Set-Up | $\begin{aligned} & \mathrm{FO}=32 \\ & \mathrm{FO}=384 \end{aligned}$ | $\begin{aligned} & 0.0 \\ & 0.0 \end{aligned}$ |  | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| $\mathrm{t}_{\text {HEXT }}$ | Input Latch External Hold | $\begin{aligned} & \mathrm{FO}=32 \\ & \mathrm{FO}=384 \end{aligned}$ | $\begin{aligned} & 4.8 \\ & 5.5 \end{aligned}$ |  | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| $t_{p}$ | M inimum Period | $\begin{aligned} & \mathrm{FO}=32 \\ & \mathrm{FO}=384 \end{aligned}$ | $\begin{aligned} & 6.8 \\ & 7.5 \end{aligned}$ |  | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| $\mathrm{f}_{\text {M AX }}$ | M aximum Frequency | $\begin{aligned} & \mathrm{FO}=32 \\ & \mathrm{FO}=384 \end{aligned}$ |  | $\begin{aligned} & 202 \\ & 183 \end{aligned}$ | $\begin{aligned} & \mathrm{MHz} \\ & \mathrm{MHz} \end{aligned}$ |
| TTL Output | ng5 |  |  |  |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{DLH}} \\ & \mathrm{t}_{\mathrm{DHL}} \end{aligned}$ | Data-to-Pad HIGH Data-to-Pad LOW |  |  | 4.4 5.2 | ns |

1. For dual-module macros, use $t_{P D 1}+t_{R D 1}+t_{P D n}, t_{C O}+t_{R D 1}+t_{P D n}$, or $t_{P D 1}+t_{R D 1}+t_{S U D}$, point and position whichever is appropriate.
2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.
3. Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the Timer utility.
4. Set-up and hold timing parameters for the input buffer latch are defined with respect to the PAD and the D input. External setup/ hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to the $G$ input subtracts (adds) to the internal setup (hold) time.
5. Delays based on 35 pF loading.

MX Automotive Family FPGAs

Table 1-8 • A42M X16 Timing Characteristics (Nominal 5.0V Operation) Worst-Case Automotive Conditions, $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}, \mathrm{~T}_{\mathrm{J}}=125^{\circ} \mathrm{C}$ (Continued)

|  |  |  | eed |  |
| :---: | :---: | :---: | :---: | :---: |
| Parameter | Description | Min. | Max. | Units |
| $\mathrm{t}_{\text {ENZH }}$ | Enable Pad Z to HIGH |  | 4.7 | ns |
| $\mathrm{t}_{\text {ENZL }}$ | Enable Pad Z to LOW |  | 5.2 | ns |
| $\mathrm{t}_{\text {ENHZ }}$ | Enable Pad HIGH to Z |  | 9.4 | ns |
| $\mathrm{t}_{\text {ENLZ }}$ | Enable Pad LOW to Z |  | 8.7 | ns |
| $\mathrm{t}_{\mathrm{GLH}}$ | G-to-Pad HIGH |  | 5.1 | ns |
| $\mathrm{t}_{\mathrm{GHL}}$ | G-to-Pad LOW |  | 5.1 | ns |
| tLCO | I/O Latch Clock-to-Out (Pad-to-Pad), 64 Clock Loading |  | 9.9 | ns |
| $\mathrm{t}_{\mathrm{ACO}}$ | Array Clock-to-Out (Pad-to-Pad), 64 Clock Loading |  | 14 | ns |
| $\mathrm{d}_{\text {TLH }}$ | Capacitive Loading, LOW to HIGH |  | 0.05 | ns/pF |
| $\mathrm{d}_{\text {THL }}$ | Capacitive Loading, HIGH to LOW |  | 0.06 | $n s / p F$ |
| CMOS Output Module Timing ${ }^{5}$ |  |  |  |  |
| $t_{\text {DLH }}$ | Data-to-Pad HIGH |  | 5.5 | ns |
| $t_{\text {DHL }}$ | Data-to-Pad LOW |  | 4.2 | ns |
| $\mathrm{t}_{\text {ENZH }}$ | Enable Pad Z to HIGH |  | 4.7 | ns |
| $\mathrm{t}_{\text {ENZL }}$ | Enable Pad Z to LOW |  | 5.2 | ns |
| $\mathrm{t}_{\text {ENHZ }}$ | Enable Pad HIGH to Z |  | 9.4 | ns |
| $\mathrm{t}_{\text {ENLZ }}$ | Enable Pad LOW to Z |  | 8.7 | ns |
| $\mathrm{t}_{\text {GLH }}$ | G-to-Pad HIGH |  | 8.8 | ns |
| $\mathrm{t}_{\mathrm{GHL}}$ | G-to-Pad LOW |  | 8.8 | ns |
| tico | I/O Latch Clock-to-Out (Pad-to-Pad), 64 Clock Loading |  | 9.9 | ns |
| $\mathrm{t}_{\mathrm{ACO}}$ | Array Clock-to-Out (Pad-to-Pad), 64 Clock Loading |  | 14 | ns |
| $\mathrm{d}_{\text {TLH }}$ | Capacitive Loading, LOW to HIGH |  | 0.05 | $n s / p F$ |
| $\mathrm{d}_{\text {THL }}$ | Capacitive Loading, HIGH to LOW |  | 0.06 | ns/pF |

1. For dual-module macros, use $t_{P D 1}+t_{R D 1}+t_{P D n}, t_{C O}+t_{R D 1}+t_{P D n}$, or $t_{P D 1}+t_{R D 1}+t_{S U D}$, point and position whichever is appropriate.
2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.
3. Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the Timer utility.
4. Set-up and hold timing parameters for the input buffer latch are defined with respect to the PAD and the D input. External setup/ hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to the $G$ input subtracts (adds) to the internal setup (hold) time.
5. Delays based on 35 pF loading.
$\qquad$

Table 1-9 • A42M X24 Timing Characteristics (Nominal 5.0V Operation)
Worst-Case Automotive Conditions, $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}, \mathrm{~T}_{\mathrm{J}}=125^{\circ} \mathrm{C}$

|  |  | 'Std' Speed |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Parameter | Description | Min. | Max. | Units |
| Logic Module Combinatorial Functions ${ }^{\mathbf{1}}$ |  |  |  |  |
| $t_{\text {PD }}$ <br> tpDD | Internal Array M odule Delay Internal Decode M odule Delay |  | $\begin{aligned} & \hline 2.1 \\ & 2.5 \end{aligned}$ | ns ns |
| Logic Module Predicted Routing Delays ${ }^{2}$ |  |  |  |  |
| $t_{\text {RD1 }}$ <br> $t_{\text {RD2 }}$ <br> $t_{\text {RD3 }}$ <br> $t_{\text {RD4 }}$ <br> $t_{\text {RD5 }}$ | FO=1 Routing Delay <br> FO=2 Routing Delay <br> FO =3 Routing Delay <br> FO=4 Routing Delay <br> FO=8 Routing Delay |  | $\begin{aligned} & 1.4 \\ & 1.7 \\ & 2.2 \\ & 2.6 \\ & 4.2 \end{aligned}$ | ns ns ns ns ns |
| Logic Module Sequential Timing ${ }^{\text {3,4 }}$ |  |  |  |  |
| $\mathrm{t}_{\mathrm{CO}}$ <br> $t_{\text {GO }}$ <br> $\mathrm{t}_{\mathrm{su}}$ <br> $\mathrm{t}_{\mathrm{H}}$ <br> $\mathrm{t}_{\mathrm{RO}}$ <br> tsuena <br> thena <br> $t_{\text {WCLKA }}$ <br> twasyn | Flip-Flop Clock-to-Output <br> Latch Gate-to-Output <br> Flip-Flop (Latch) Set-Up Time <br> Flip-Flop (Latch) Hold Time <br> Flip-Flop (Latch) Reset-to-Output <br> Flip-Flop (Latch) Enable Set-Up <br> Flip-Flop (Latch) Enable Hold <br> Flip-Flop (Latch) Clock Active Pulse Width <br> Flip-Flop (Latch) Asynchronous Pulse W idth | $\begin{aligned} & 0.6 \\ & 0.0 \\ & 0.7 \\ & 0.0 \\ & 5.8 \\ & 7.6 \end{aligned}$ | 2.2 <br> 2.1 $2.5$ | ns ns ns ns ns ns ns ns ns |
| Input M odule Propagation Delays |  |  |  |  |
| $\mathrm{t}_{\text {INPY }}$ <br> tingo <br> tinh <br> $\mathrm{t}_{\text {INSU }}$ <br> $\mathrm{t}_{\text {ILA }}$ | Input Data Pad-to-Y <br> Input Latch Gate-to-Output <br> Input Latch Hold <br> Input Latch Set-Up <br> Latch Active Pulse Width | $\begin{aligned} & 0.0 \\ & 0.8 \\ & 8.1 \end{aligned}$ | $\begin{aligned} & 1.8 \\ & 2.2 \end{aligned}$ | ns ns ns ns ns |
| Input M odule Predicted Routing Delays ${ }^{2}$ |  |  |  |  |
| $\mathrm{t}_{\text {IRD1 }}$ | $\mathrm{FO}=1$ Routing Delay |  | 3.2 | ns |

1. For dual-module macros, use $t_{P D 1}+t_{R D 1}+t_{P D n}, t_{C O}+t_{R D 1}+t_{P D n}$, or $t_{P D 1}+t_{R D 1}+t_{S U D}$, whichever is appropriate.
2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.
3. Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the Timer utility.
4. Set-up and hold timing parameters for the Input Buffer Latch are defined with respect to the PAD and the D input. External setup/ hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to the $G$ input subtracts (adds) to the internal setup (hold) time.
5. Delays based on 35 pF loading.

MX Automotive Family FPGAs

Table 1-9 • A42M X24 Timing Characteristics (Nominal 5.0V Operation) Worst-Case Automotive Conditions, $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}, \mathrm{~T}_{\mathrm{J}}=125^{\circ} \mathrm{C}$ (Continued)

|  |  |  | 'Std' Speed |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Description |  | Min. | Max. | Units |
| $\mathrm{t}_{\text {IRD2 }}$ | FO=2 Routing Delay |  |  | 3.6 | ns |
| $\mathrm{t}_{\text {IRD3 }}$ | FO=3 Routing Delay |  |  | 4.0 | ns |
| tIRD4 | FO=4 Routing Delay |  |  | 4.3 | ns |
| $\mathrm{t}_{\text {IRD8 }}$ | FO=8 Routing Delay |  |  | 6.0 | ns |
| Global Clock |  |  |  |  |  |
| $\mathrm{t}_{\text {CKH }}$ | Input LOW to HIGH | $\begin{aligned} & \mathrm{FO}=32 \\ & \mathrm{FO}=486 \end{aligned}$ |  | $\begin{aligned} & 4.6 \\ & 5.1 \end{aligned}$ | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| ${ }^{\text {cKL }}$ | Input HIGH to LOW | $\begin{aligned} & \mathrm{FO}=32 \\ & \mathrm{FO}=486 \end{aligned}$ |  | $\begin{aligned} & 6.3 \\ & 7.4 \end{aligned}$ | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| $\mathrm{t}_{\text {PWH }}$ | M inimum Pulse Width HIGH | $\begin{aligned} & \mathrm{FO}=32 \\ & \mathrm{FO}=486 \end{aligned}$ | $\begin{aligned} & 3.8 \\ & 4.1 \end{aligned}$ |  | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| $\mathrm{t}_{\text {PWL }}$ | Minimum Pulse Width LOW | $\begin{aligned} & \mathrm{FO}=32 \\ & \mathrm{FO}=486 \end{aligned}$ | $\begin{aligned} & 3.8 \\ & 4.1 \end{aligned}$ |  | ns |
| $\mathrm{t}_{\text {CKSW }}$ | M aximum Skew | $\begin{aligned} & \mathrm{FO}=32 \\ & \mathrm{FO}=486 \end{aligned}$ |  | $\begin{aligned} & 0.9 \\ & 0.9 \end{aligned}$ | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| $\mathrm{t}_{\text {SUEXT }}$ | Input Latch External Set-Up | $\begin{aligned} & \mathrm{FO}=32 \\ & \mathrm{FO}=486 \end{aligned}$ | $\begin{aligned} & 0.0 \\ & 0.0 \end{aligned}$ |  | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| $\mathrm{t}_{\text {HEXT }}$ | Input Latch External Hold | $\begin{aligned} & \mathrm{FO}=32 \\ & \mathrm{FO}=486 \end{aligned}$ | $\begin{aligned} & 4.8 \\ & 5.8 \end{aligned}$ |  | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| $t_{p}$ | M inimum Period ( $1 / \mathrm{f}_{\mathrm{MAX}}$ ) | $\begin{aligned} & \mathrm{FO}=32 \\ & \mathrm{FO}=486 \end{aligned}$ | $\begin{aligned} & 7.6 \\ & 8.4 \end{aligned}$ |  | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| $\mathrm{f}_{\text {M AX }}$ | M aximum Datapath Frequency | $\begin{aligned} & \mathrm{FO}=32 \\ & \mathrm{FO}=486 \end{aligned}$ |  | $\begin{aligned} & 180 \\ & 165 \end{aligned}$ | $\begin{aligned} & \mathrm{MHz} \\ & \mathrm{MHz} \end{aligned}$ |
| TTL Output | ng5 |  |  |  |  |
| $\mathrm{t}_{\text {DL }}$ | Data-to-Pad HIGH |  |  | 4.2 | ns |
| $\mathrm{t}_{\text {DHL }}$ | Data-to-Pad LOW |  |  | 4.9 | ns |
| $\mathrm{t}_{\text {ENZH }}$ | Enable Pad Z to HIGH |  |  | 4.5 | ns |
| $\mathrm{t}_{\text {ENZL }}$ | Enable Pad Z to LOW |  |  | 4.9 | ns |
| $\mathrm{t}_{\text {ENHZ }}$ | Enable Pad HIGH to Z |  |  | 8.9 | ns |
| $\mathrm{t}_{\text {ENLZ }}$ | Enable Pad LOW to Z |  |  | 8.3 | ns |
| $\mathrm{t}_{\mathrm{GLH}}$ | G-to-Pad HIGH |  |  | 5.1 | ns |

1. For dual-module macros, use $t_{P D 1}+t_{R D 1}+t_{P D n}, t_{C O}+t_{R D 1}+t_{P D n}$, or $t_{P D 1}+t_{R D 1}+t_{S U D}$, whichever is appropriate.
2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.
3. Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the Timer utility.
4. Set-up and hold timing parameters for the Input Buffer Latch are defined with respect to the PAD and the D input. External setup/ hold timing parameters must account for delay from an external PAD signal to the $G$ inputs. Delay from an external PAD signal to the $G$ input subtracts (adds) to the internal setup (hold) time.
5. Delays based on 35 pF loading.

Table 1-9 • A42M X24 Timing Characteristics (Nominal 5.0V Operation) Worst-Case Automotive Conditions, $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}, \mathrm{~T}_{\mathrm{J}}=125^{\circ} \mathrm{C}$ (Continued)

|  |  | 'Std' Speed |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Parameter | Description | Min. | Max. | Units |
| $\mathrm{t}_{\mathrm{GHL}}$ | G-to-Pad LOW |  | 5.1 | ns |
| $\mathrm{t}_{\text {LSU }}$ | I/O Latch Output Set-Up | 0.8 |  | ns |
| $\mathrm{t}_{\mathrm{LH}}$ | I/O Latch Output Hold | 0.0 |  | ns |
| $\mathrm{t}_{\text {LCO }}$ | I/O Latch Clock-to-Out (Pad-to-Pad) 32 I/O |  | 9.5 | ns |
| $\mathrm{t}_{\mathrm{ACO}}$ | Array Latch Clock-to-Out (Pad-to-Pad) 32 I/O |  | 18.5 | ns |
| $\mathrm{d}_{\text {TLH }}$ | Capacitive Loading, LOW to HIGH |  | 0.06 | $\mathrm{ns} / \mathrm{pF}$ |
| $\mathrm{d}_{\text {THL }}$ | Capacitive Loading, HIGH to LOW |  | 0.05 | $\mathrm{ns} / \mathrm{pF}$ |
| CMOS Output Module Timing ${ }^{5}$ |  |  |  |  |
| $\mathrm{t}_{\text {DLH }}$ | Data-to-Pad HIGH |  | 5.1 | ns |
| $\mathrm{t}_{\text {DHL }}$ | Data-to-Pad LOW |  | 4.1 | ns |
| $\mathrm{t}_{\text {ENZH }}$ | Enable Pad Z to HIGH |  | 4.1 | ns |
| $\mathrm{t}_{\text {ENZL }}$ | Enable Pad Z to LOW |  | 4.9 | ns |
| $\mathrm{t}_{\text {ENHZ }}$ | Enable Pad HIGH to Z |  | 8.9 | ns |
| $\mathrm{t}_{\text {ENLZ }}$ | Enable Pad LOW to Z |  | 8.3 | ns |
| $\mathrm{t}_{\mathrm{GLH}}$ | G-to-Pad HIGH |  | 8.5 | ns |
| $\mathrm{t}_{\mathrm{GHL}}$ | G-to-Pad LOW |  | 8.5 | ns |
| $\mathrm{t}_{\text {LSU }}$ | I/O Latch Set-Up | 0.8 |  | ns |
| $\mathrm{t}_{\mathrm{LH}}$ | I/O Latch Hold | 0.0 |  | ns |
| tLCO | I/O Latch Clock-to-Out (Pad-to-Pad) 32 I/O |  | 9.5 | ns |
| $\mathrm{t}_{\mathrm{ACO}}$ | Array Latch Clock-to-Out (Pad-to-Pad) 32 I/O |  | 18.5 | ns |
| $\mathrm{d}_{\text {TLH }}$ | Capacitive Loading, LOW to HIGH |  | 0.06 | $\mathrm{ns} / \mathrm{pF}$ |
| $\mathrm{d}_{\text {THL }}$ | Capacitive Loading, HIGH to LOW |  | 0.05 | ns/pF |

1. For dual-module macros, use $t_{P D 1}+t_{R D 1}+t_{P D n}, t_{C O}+t_{R D 1}+t_{P D n}$, or $t_{P D 1}+t_{R D 1}+t_{S U D}$, whichever is appropriate.
2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.
3. Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the Timer utility.
4. Set-up and hold timing parameters for the Input Buffer Latch are defined with respect to the PAD and the $D$ input. External setup/ hold timing parameters must account for delay from an external PAD signal to the $G$ inputs. Delay from an external PAD signal to the $G$ input subtracts (adds) to the internal setup (hold) time.
5. Delays based on 35 pF loading.

Table 1-10•A42MX36 Timing Characteristics (Nominal 5.0V Operation)
Worst-Case Automotive Conditions, $\mathrm{V}_{\mathrm{cc}}=4.75 \mathrm{~V}, \mathrm{~T}_{\mathrm{J}}=125^{\circ} \mathrm{C}$

|  |  | 'Std' Speed |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Parameter | Description | Min. | Max. | Units |
| Logic Module Combinatorial Functions ${ }^{\mathbf{1}}$ |  |  |  |  |
| $\begin{aligned} & \mathrm{t}_{\mathrm{PD}} \\ & \mathrm{t}_{\mathrm{PDD}} \end{aligned}$ | Internal Array M odule Delay Internal Decode M odule Delay |  | $\begin{aligned} & 2.4 \\ & 2.8 \end{aligned}$ | ns ns |
| Logic Module Predicted Routing Delays ${ }^{2}$ |  |  |  |  |
| $t_{\text {RD1 }}$ <br> $t_{\text {RD2 }}$ <br> $t_{\text {RD3 }}$ <br> $t_{\text {RD4 }}$ <br> $t_{\text {RD5 }}$ <br> $t_{\text {RDD }}$ | FO=1 Routing Delay <br> FO=2 Routing Delay <br> FO=3 Routing Delay <br> FO=4 Routing Delay <br> FO=8 Routing Delay <br> Decode-to-Output Routing Delay |  | $\begin{aligned} & 1.6 \\ & 2.2 \\ & 2.8 \\ & 3.4 \\ & 5.8 \\ & 0.6 \end{aligned}$ | ns ns ns ns ns ns |
| Logic M odule Sequential Timing ${ }^{\text {3, }} 4$ |  |  |  |  |
| $\mathrm{t}_{\mathrm{CO}}$ <br> $t_{\text {GO }}$ <br> $t_{s u}$ <br> $t_{H}$ <br> $\mathrm{t}_{\mathrm{RO}}$ <br> tsuena <br> thena <br> twClKA <br> twasyn | Flip-Flop Clock-to-Output <br> Latch Gate-to-Output <br> Flip-Flop (Latch) Set-Up Time <br> Flip-Flop (Latch) Hold Time <br> Flip-Flop (Latch) Reset-to-Output <br> Flip-Flop (Latch) Enable Set-Up <br> Flip-Flop (Latch) Enable Hold <br> Flip-Flop (Latch) Clock <br> Active Pulse Width <br> Flip-Flop (Latch) Asynchronous Pulse W idth | $\begin{aligned} & 0.6 \\ & 0.0 \\ & 1.2 \\ & 0.0 \\ & 5.8 \\ & 7.5 \end{aligned}$ | 2.2 <br> 2.2 $2.7$ | ns ns ns ns ns ns ns ns ns |
| Synchronous SRAM Operations |  |  |  |  |
| $\mathrm{t}_{\mathrm{RC}}$ <br> twc <br> $\mathrm{t}_{\text {RCKHL }}$ <br> $\mathrm{t}_{\mathrm{RCO}}$ <br> $\mathrm{t}_{\mathrm{ADSU}}$ <br> $t_{\text {ADH }}$ | Read Cycle Time <br> Write Cycle Time <br> Clock HIGH/LOW Time <br> Data Valid After Clock HIGH/LOW <br> Address/Data Set-Up Time <br> Address/Data Hold Time | $\begin{gathered} \hline 11.8 \\ 11.8 \\ 5.9 \\ 2.8 \\ 0.0 \end{gathered}$ | 5.9 | ns ns ns ns ns ns |

1. For dual-module macros, use $t_{P D 1}+t_{R D 1}+t_{P D n}, t_{C O}+t_{R D 1}+t_{P D n}$, or $t_{P D 1}+t_{R D 1}+t_{S U D}$, whichever is appropriate.
2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.
3. Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C -modules can be obtained from the Timer utility.
4. Set-up and hold timing parameters for the Input Buffer Latch are defined with respect to the PAD and the $D$ input. External setup/ hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to the $G$ input subtracts (adds) to the internal setup (hold) time.
5. Delays based on 35 pF loading.
$\qquad$

Table 1-10 • A42MX36 Timing Characteristics (Nominal 5.0V Operation) Worst-Case Automotive Conditions, $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}, \mathrm{~T}_{\mathrm{J}}=125^{\circ} \mathrm{C}$ (Continued)

|  |  | 'Std' Speed |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Parameter | Description | Min. | Max. | Units |
| $\mathrm{t}_{\text {Rensu }}$ | Read Enable Set-Up | 1.1 |  | ns |
| $t_{\text {RENH }}$ | Read Enable Hold | 5.9 |  | ns |
| $\mathrm{t}_{\text {WENSU }}$ | Write Enable Set-Up | 4.7 |  | ns |
| $\mathrm{t}_{\text {WENH }}$ | Write Enable Hold | 0.0 |  | ns |
| $t_{\text {bens }}$ | Block Enable Set-Up | 4.8 |  | ns |
| $t_{\text {benh }}$ | Block Enable Hold | 0.0 |  | ns |
| Asynchronous SRAM Operations |  |  |  |  |
| $\mathrm{t}_{\text {RPD }}$ | Asynchronous Access Time |  | 14.1 | ns |
| $t_{\text {RDADV }}$ | Read Address Valid | 15.3 |  | ns |
| $\mathrm{t}_{\text {ADSU }}$ | Address/Data Set-Up Time | 2.9 |  | ns |
| $\mathrm{t}_{\text {ADH }}$ | Address/Data Hold Time | 0.0 |  | ns |
| $t_{\text {RENSUA }}$ | Read Enable Set-Up to Address Valid | 1.1 |  | ns |
| $t_{\text {ReNHA }}$ | Read Enable Hold | 5.9 |  | ns |
| $\mathrm{t}_{\text {WENSU }}$ | Write Enable Set-Up | 4.7 |  | ns |
| $\mathrm{t}_{\text {WENH }}$ | Write Enable Hold | 0.0 |  | ns |
| $\mathrm{t}_{\mathrm{DOH}}$ | Data Out Hold Time |  | 2.1 | ns |
| Input M odule Propagation Delays |  |  |  |  |
| $\mathrm{t}_{\text {INPY }}$ | Input Data Pad-to-Y |  | 1.8 | ns |
| tingo | Input Latch Gate-to-Output |  | 2.5 | ns |
| $\mathrm{t}_{\text {INH }}$ | Input Latch Hold | 0.0 |  | ns |
| tinsu | Input Latch Set-Up | 0.8 |  | ns |
| $\mathrm{t}_{\text {ILA }}$ | Latch Active Pulse Width | 8.1 |  | ns |
| Input Module Predicted Routing Delays ${ }^{\mathbf{2}}$ |  |  |  |  |
| $\mathrm{tIRD1}$ | FO=1 Routing Delay |  | 3.4 | ns |
| $\mathrm{t}_{\text {IRD2 }}$ | FO $=2$ Routing Delay |  | 4.0 | ns |
| $\mathrm{tIRD3}$ | FO=3 Routing Delay |  | 4.6 | ns |
| tIRD4 | FO=4 Routing Delay |  | 5.2 | ns |

1. For dual-module macros, use $t_{P D 1}+t_{R D 1}+t_{P D n}, t_{C O}+t_{R D 1}+t_{P D n}$, or $t_{P D 1}+t_{R D 1}+t_{S U D}$, whichever is appropriate.
2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.
3. Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the Timer utility.
4. Set-up and hold timing parameters for the Input Buffer Latch are defined with respect to the PAD and the D input. External setup/ hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to the $G$ input subtracts (adds) to the internal setup (hold) time.
5. Delays based on 35 pF loading.

MX Automotive Family FPGAs

Table 1-10•A42MX36 Timing Characteristics (Nominal 5.0V Operation) Worst-Case Automotive Conditions, $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}, \mathrm{~T}_{\mathrm{J}}=125^{\circ} \mathrm{C}$ (Continued)

|  |  |  |  | eed |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Description |  | Min. | Max. | Units |
| $\mathrm{t}_{\text {IRD8 }}$ | FO=8 Routing Delay |  |  | 7.5 | ns |
| Global Clock |  |  |  |  |  |
| $\mathrm{t}_{\text {CKH }}$ | Input LOW to HIGH | $\begin{aligned} & \mathrm{FO}=32 \\ & \mathrm{FO}=635 \end{aligned}$ |  | $\begin{aligned} & 4.7 \\ & 5.2 \end{aligned}$ | $\mathrm{ns}$ |
| $\mathrm{t}_{\mathrm{CKL}}$ | Input HIGH to LOW | $\begin{aligned} & \mathrm{FO}=32 \\ & \mathrm{FO}=635 \end{aligned}$ |  | $\begin{aligned} & 6.6 \\ & 8.5 \end{aligned}$ | ns |
| $\mathrm{t}_{\text {PWH }}$ | M inimum Pulse Width HIGH | $\begin{aligned} & \mathrm{FO}=32 \\ & \mathrm{FO}=635 \end{aligned}$ | $\begin{aligned} & 3.1 \\ & 3.4 \end{aligned}$ |  | ns |
| $\mathrm{t}_{\text {PWL }}$ | M inimum Pulse Width LOW | $\begin{aligned} & \mathrm{FO}=32 \\ & \mathrm{FO}=635 \end{aligned}$ | $\begin{aligned} & 3.1 \\ & 3.4 \end{aligned}$ |  | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| $\mathrm{t}_{\text {CKSW }}$ | M aximum Skew | $\begin{aligned} & \mathrm{FO}=32 \\ & \mathrm{FO}=635 \end{aligned}$ |  | $\begin{aligned} & 1.2 \\ & 1.2 \end{aligned}$ | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| $\mathrm{t}_{\text {SUEXT }}$ | Input Latch External Set-Up | $\begin{aligned} & \mathrm{FO}=32 \\ & \mathrm{FO}=635 \end{aligned}$ | $\begin{aligned} & 0.0 \\ & 0.0 \end{aligned}$ |  | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| $\mathrm{t}_{\text {HEXT }}$ | Input Latch External Hold | $\begin{aligned} & \mathrm{FO}=32 \\ & \mathrm{FO}=635 \end{aligned}$ | $\begin{aligned} & 4.9 \\ & 5.8 \end{aligned}$ |  | $\begin{aligned} & \text { ns } \\ & \text { ns } \end{aligned}$ |
| $t_{p}$ | M inimum Period ( $1 / \mathrm{f}_{\mathrm{MAX}}$ ) | $\begin{aligned} & \mathrm{FO}=32 \\ & \mathrm{FO}=635 \end{aligned}$ | $\begin{aligned} & 8.9 \\ & 9.8 \end{aligned}$ |  | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \end{aligned}$ |
| $\mathrm{f}_{\text {HMAX }}$ | M aximum Datapath Frequency | $\begin{aligned} & \mathrm{FO}=32 \\ & \mathrm{FO}=635 \end{aligned}$ |  | $\begin{aligned} & 154 \\ & 142 \end{aligned}$ | $\begin{aligned} & \mathrm{MHz} \\ & \mathrm{MHz} \end{aligned}$ |
| TTL Output Module Timing ${ }^{1}$ |  |  |  |  |  |
| $\mathrm{t}_{\text {DLH }}$ | Data-to-Pad HIGH |  |  | 4.5 | ns |
| $\mathrm{t}_{\text {DHL }}$ | Data-to-Pad LOW |  |  | 5.2 | ns |
| $\mathrm{t}_{\text {ENZH }}$ | Enable Pad Z to HIGH |  |  | 4.6 | ns |
| $\mathrm{t}_{\text {ENZL }}$ | Enable Pad Z to LOW |  |  | 5.1 | ns |
| tenhz | Enable Pad HIGH to Z |  |  | 9.2 | ns |
| $\mathrm{t}_{\text {ENLZ }}$ | Enable Pad LOW to Z |  |  | 8.6 | ns |
| $\mathrm{t}_{\mathrm{GLH}}$ | G-to-Pad HIGH |  |  | 5.2 | ns |
| $\mathrm{t}_{\text {GHL }}$ | G-to-Pad LOW |  |  | 5.2 | ns |
| $t_{\text {LSU }}$ | I/O Latch Output Set-Up |  | 0.8 |  | ns |
| $\mathrm{t}_{\text {LH }}$ | I/O Latch Output Hold |  | 0.0 |  | ns |

1. For dual-module macros, use $t_{P D 1}+t_{R D 1}+t_{P D n}, t_{C O}+t_{R D 1}+t_{P D n}$, or $t_{P D 1}+t_{R D 1}+t_{S U D}$, whichever is appropriate.
2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.
3. Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the Timer utility.
4. Set-up and hold timing parameters for the Input Buffer Latch are defined with respect to the PAD and the D input. External setup/ hold timing parameters must account for delay from an external PAD signal to the $G$ inputs. Delay from an external PAD signal to the $G$ input subtracts (adds) to the internal setup (hold) time.
5. Delays based on 35 pF loading.
$\qquad$

Table 1-10•A42MX36 Timing Characteristics (Nominal 5.0V Operation) Worst-Case Automotive Conditions, $\mathrm{V}_{\mathrm{CC}}=4.75 \mathrm{~V}, \mathrm{~T}_{\mathrm{J}}=125^{\circ} \mathrm{C}$ (Continued)

|  |  |  | eed |  |
| :---: | :---: | :---: | :---: | :---: |
| Parameter | Description | Min. | Max. | Units |
| tLCO | I/O Latch Clock-to-Out (Pad-to-Pad) 32 I/O |  | 8.4 | ns |
| $\mathrm{t}_{\mathrm{ACO}}$ | Array Latch Clock-to-Out (Pad-to-Pad) 32 I/O |  | 11.5 | ns |
| $\mathrm{d}_{\text {TLH }}$ | Capacitive Loading, LOW to HIGH |  | 0.10 | ns/pF |
| $\mathrm{d}_{\text {THL }}$ | Capacitive Loading, HIGH to LOW |  | 0.10 | $n s / p F$ |
| CMOS Output | ming ${ }^{5}$ |  |  |  |
| $\mathrm{t}_{\text {DLH }}$ | Data-to-Pad HIGH |  | 6.1 | ns |
| $\mathrm{t}_{\text {DHL }}$ | Data-to-Pad LOW |  | 4.2 | ns |
| $\mathrm{t}_{\text {ENZH }}$ | Enable Pad Z to HIGH |  | 4.6 | ns |
| $\mathrm{t}_{\text {ENZL }}$ | Enable Pad Z to LOW |  | 5.1 | ns |
| $\mathrm{t}_{\text {ENHZ }}$ | Enable Pad HIGH to Z |  | 9.2 | ns |
| $\mathrm{t}_{\text {ENLZ }}$ | Enable Pad LOW to Z |  | 8.6 | ns |
| $\mathrm{t}_{\mathrm{GLH}}$ | G-to-Pad HIGH |  | 8.8 | ns |
| $\mathrm{t}_{\text {GHL }}$ | G-to-Pad LOW |  | 8.8 | ns |
| $\mathrm{t}_{\text {LSU }}$ | I/O Latch Set-Up | 0.8 |  | ns |
| $t_{\text {LH }}$ | I/O Latch Hold | 0.0 |  | ns |
| tLCO | I/O Latch Clock-to-Out (Pad-to-Pad) 32 I/O |  | 9.9 | ns |
| $\mathrm{t}_{\mathrm{ACO}}$ | Array Latch Clock-to-Out (Pad-to-Pad) 32 I/O |  | 13.5 | ns |
| $\mathrm{d}_{\text {TLH }}$ | Capacitive Loading, LOW to HIGH |  | 0.12 | $n s / p F$ |
| $\mathrm{d}_{\text {THL }}$ | Capacitive Loading, HIGH to LOW |  | 0.12 | $n s / p F$ |

1. For dual-module macros, use $t_{P D 1}+t_{R D 1}+t_{P D n}, t_{C O}+t_{R D 1}+t_{P D n}$, or $t_{P D 1}+t_{R D 1}+t_{S U D}$, whichever is appropriate.
2. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.
3. Data applies to macros based on the S-module. Timing parameters for sequential macros constructed from C-modules can be obtained from the Timer utility.
4. Set-up and hold timing parameters for the Input Buffer Latch are defined with respect to the PAD and the $D$ input. External setup/ hold timing parameters must account for delay from an external PAD signal to the G inputs. Delay from an external PAD signal to the $G$ input subtracts (adds) to the internal setup (hold) time.
5. Delays based on 35 pF loading.

## Pin Descriptions

## CLK, CLKA,B, I/O Global Clock (Input)

TTL clock inputs for clock distribution networks. The clock input is buffered prior to clocking the logic modules. This pin can also be used as an I/O.

## DCLK, I/O Diagnostic Clock (Input)

TTL clock input for diagnostic probe and device programming. DCLK is active when the MODE pin is HIGH. This pin functions as an I/O when the MODE pin is LOW.

## GND Ground (Input)

Input LOW supply voltage.

## I/O Input/Output (Input, Output)

Input, output, tri-state, or bi-directional buffer. Input and output levels are compatible with standard TTL and CMOS specifications. Unused I/O pins are automatically driven LOW by the Designer Series software.

## MODE Mode (Input)

Controls the use of multifunction pins (DCLK, PRA, PRB, SDI, TDO). To provide verification capability, the MODE pin should be held HIGH. To facilitate this, the MODE pin should be tied to GND through a $10 \mathrm{~K} \Omega$ resistor so that the MODE pin can be pulled HIGH when required.

## NC

## No Connection

This pin is not connected to circuitry within the device. These pins can be driven to any voltage or can be left floating with no effect on the operation of the device.

## PRA, PRB, I/O Probe

The pins are used for real-time diagnostic output of any signal path within the device. Each pin can be used as a user-defined I/O when verification has been completed. The pin's probe capabilities can be permanently disabled to protect programmed design confidentiality. PRA and PRB are accessible when the MODE pin is HIGH. These pins function as I/Os when the MODE pin is LOW.

## QCLKA,B,C,D, I/O Quadrant Clock (Input/Output)

Quadrant clock inputs. When not used as a register control signal, these pins can function as generalpurpose I/Os.

## SDI, I/O Serial Data Input

Serial data input for diagnostic probe and device programming. SDI is active when the MODE pin is HIGH. This pin functions as an I/O when the M ODE pin is LOW.

## SDO, TDO, I/O Serial Data Output

Serial data output for diagnostic probe and device programming. SDO is active when the MODE pin is HIGH.

This pin functions as an I/O when the MODE pin is LOW. SDO is not available for $40 \mathrm{M} X$ devices.

## TCK, I/O

Test Clock
Clock signal to shift the Boundary Scan Test (BST) data into the device. This pin functions as an I/O when the test fuse is not programmed. BST pins are only available in the A42M X24 and A42M X36 devices.

## TDI, I/O

Test Data In
Serial data input for BST instructions and data. Data is shifted in on the rising edge of TCK. This pin functions as an I/O when the test fuse is not programmed. BST pins are only available in the A42MX24 and A42MX36 devices.

## TDO, I/O Test Data Out

Serial data output for BST instructions and test data. This pin functions as an I/O when the test fuse is not programmed. BST pins are only available in the A42MX24 and A42MX36 devices.

## TMS, I/O Test Mode Select

Serial data input for boundary scan test mode. Data is shifted in on the rising edge of TCK. This pin functions as an I/O when the test fuse is not programmed. BST pins are only available in the A42MX24 and A42MX36 devices.

Vcc

## Supply Voltage Input

Input HIGH supply voltage for 40 MX devices.

## $\mathbf{V}_{\text {CCA }}$

## Supply Voltage Input

Input HIGH supply voltage, supplies array core for 42MX devices.
$\mathbf{V C l I}_{\text {CI }} \quad$ Supply Voltage Input
Input HIGH supply voltage, supplies I/O cells only for 42M X devices.

## WD, I/O Wide Decode Output

When a wide decode module is used in a 42MX device, this pin can be used as a dedicated output from the wide decode module. This direct connection eliminates additional interconnect delays associated with regular logic modules. To implement the direct I/O connection, connect an output buffer of any type to the output of the wide decode macro and place this output on one of the reserved WD pins. When a wide decode module is not used, this pin functions as a regular I/O pin.

## Package Pin Assignments

## 68-Pin PLCC



Figure 2-1 • 68-Pin PLCC

| 68-Pin PLCC |  |
| :---: | :---: |
| Pin <br> Number | A40MX02 <br> Function |
| 1 | $\mathrm{I} / \mathrm{O}$ |
| 2 | $\mathrm{I} / \mathrm{O}$ |
| 3 | $\mathrm{I} / \mathrm{O}$ |
| 4 | V CC |
| 5 | $\mathrm{I} / \mathrm{O}$ |
| 6 | $\mathrm{I} / \mathrm{O}$ |
| 7 | $\mathrm{I} / \mathrm{O}$ |
| 8 | $\mathrm{I} / \mathrm{O}$ |
| 9 | $\mathrm{I} / \mathrm{O}$ |
| 10 | $\mathrm{I} / \mathrm{O}$ |
| 11 | $\mathrm{I} / \mathrm{O}$ |
| 12 | $\mathrm{I} / \mathrm{O}$ |
| 13 | $\mathrm{I} / \mathrm{O}$ |
| 14 | GND |
| 15 | GND |
| 16 | $\mathrm{I} / \mathrm{O}$ |
| 17 | $\mathrm{I} / \mathrm{O}$ |
| 18 | $\mathrm{I} / \mathrm{O}$ |


| 68-Pin PLCC |  |
| :---: | :---: |
| Pin <br> Number | A40MXO2 <br> Function |
| 19 | $1 / 0$ |
| 20 | $1 / 0$ |
| 21 | $\mathrm{~V}_{\mathrm{CC}}$ |
| 22 | $1 / 0$ |
| 23 | $1 / 0$ |
| 24 | $1 / 0$ |
| 25 | $\mathrm{~V}_{\mathrm{CC}}$ |
| 26 | $1 / 0$ |
| 27 | $1 / 0$ |
| 28 | $1 / 0$ |
| 29 | $1 / 0$ |
| 30 | $1 / 0$ |
| 31 | $1 / 0$ |
| 32 | GND |
| 33 | $1 / 0$ |
| 34 | $1 / 0$ |
| 35 | $1 / 0$ |
| 36 | $1 / 0$ |


| 68-Pin PLCC |  |
| :---: | :---: |
| Pin <br> Number | A40MX02 <br> Function |
| 37 | I/O |
| 38 | $\mathrm{~V}_{\mathrm{CC}}$ |
| 39 | $\mathrm{I} / \mathrm{O}$ |
| 40 | $\mathrm{I} / \mathrm{O}$ |
| 41 | $\mathrm{I} / \mathrm{O}$ |
| 42 | $\mathrm{I} / \mathrm{O}$ |
| 43 | $\mathrm{I} / \mathrm{O}$ |
| 44 | $\mathrm{I} / \mathrm{O}$ |
| 45 | $\mathrm{I} / \mathrm{O}$ |
| 46 | $\mathrm{I} / \mathrm{O}$ |
| 47 | $\mathrm{I} / \mathrm{O}$ |
| 48 | $\mathrm{I} / \mathrm{O}$ |
| 49 | GND |
| 50 | $\mathrm{I} / \mathrm{O}$ |
| 51 | $\mathrm{I} / \mathrm{O}$ |
| 52 | $\mathrm{CLK}, \mathrm{I} / \mathrm{O}$ |
| 53 | $\mathrm{I} / \mathrm{O}$ |
| 54 | M ODE |


| 68-Pin PLCC |  |
| :---: | :---: |
| Pin <br> Number | A40MX02 <br> Function |
| 55 | $\mathrm{~V}_{\mathrm{CC}}$ |
| 56 | $\mathrm{SDI}, \mathrm{I} / \mathrm{O}$ |
| 57 | $\mathrm{DCLK}, \mathrm{I} / \mathrm{O}$ |
| 58 | $\mathrm{PRA}, \mathrm{I} / \mathrm{O}$ |
| 59 | $\mathrm{PRB}, \mathrm{I} / \mathrm{O}$ |
| 60 | $\mathrm{I} / \mathrm{O}$ |
| 61 | $\mathrm{I} / \mathrm{O}$ |
| 62 | $\mathrm{I} / \mathrm{O}$ |
| 63 | $\mathrm{I} / \mathrm{O}$ |
| 64 | $\mathrm{I} / \mathrm{O}$ |
| 65 | $\mathrm{I} / \mathrm{O}$ |
| 66 | GND |
| 67 | $\mathrm{I} / \mathrm{O}$ |
| 68 | $\mathrm{I} / \mathrm{O}$ |

## 84-Pin PLCC



Figure 2-2 • 84-Pin PLCC

| 84-Pin PLCC |  |  |
| :---: | :---: | :---: |
| $\begin{gathered} \hline \text { Pin } \\ \text { Number } \end{gathered}$ | A40MX04 Function | $\begin{gathered} \text { A42MX09 } \\ \text { Function } \end{gathered}$ |
| 1 | 1/0 | 1/0 |
| 2 | 1/0 | CLKB, I/O |
| 3 | 1/0 | 1/0 |
| 4 | $\mathrm{V}_{\text {cc }}$ | PRB, I/O |
| 5 | 1/0 | 1/0 |
| 6 | 1/0 | GND |
| 7 | 1/0 | 1/0 |
| 8 | 1/0 | 1/0 |
| 9 | 1/0 | 1/0 |
| 10 | 1/0 | DCLK, I/O |
| 11 | 1/0 | 1/0 |
| 12 | NC | MODE |
| 13 | 1/0 | 1/0 |
| 14 | 1/0 | 1/0 |
| 15 | 1/0 | 1/0 |
| 16 | 1/0 | 1/0 |
| 17 | 1/0 | 1/0 |
| 18 | GND | 1/0 |
| 19 | GND | 1/0 |
| 20 | 1/0 | 1/0 |
| 21 | 1/0 | 1/0 |
| 22 | 1/0 | $\mathrm{V}_{\text {CCA }}$ |
| 23 | 1/0 | $\mathrm{V}_{\text {ClI }}$ |
| 24 | 1/0 | 1/0 |
| 25 | $\mathrm{V}_{\text {cc }}$ | 1/0 |
| 26 | $\mathrm{V}_{\mathrm{CC}}$ | 1/0 |
| 27 | 1/0 | 1/0 |
| 28 | 1/0 | GND |
| 29 | 1/0 | 1/0 |
| 30 | 1/0 | 1/0 |
| 31 | 1/0 | 1/0 |
| 32 | 1/0 | 1/0 |
| 33 | $\mathrm{V}_{\text {cc }}$ | 1/0 |
| 34 | 1/0 | 1/0 |
| 35 | 1/0 | 1/0 |


| 84-Pin PLCC |  |  |
| :---: | :---: | :---: |
| $\begin{gathered} \hline \text { Pin } \\ \text { Number } \end{gathered}$ | A40MX04 Function | A42MX09 Function |
| 36 | 1/0 | 1/0 |
| 37 | 1/0 | 1/0 |
| 38 | 1/0 | 1/0 |
| 39 | 1/0 | 1/0 |
| 40 | GND | //0 |
| 41 | 1/0 | 1/0 |
| 42 | 1/0 | //0 |
| 43 | 1/0 | $\mathrm{V}_{\text {CCA }}$ |
| 44 | 1/0 | //0 |
| 45 | //0 | //0 |
| 46 | $\mathrm{V}_{\mathrm{Cc}}$ | 1/0 |
| 47 | 1/0 | 1/0 |
| 48 | 1/0 | /0 |
| 49 | 1/0 | GND |
| 50 | 1/0 | //0 |
| 51 | 1/0 | 1/0 |
| 52 | 1/0 | SDO, I/0 |
| 53 | 1/0 | /0 |
| 54 | 1/0 | 1/0 |
| 55 | 1/0 | 1/0 |
| 56 | 1/0 | 1/0 |
| 57 | //0 | 1/0 |
| 58 | 1/0 | //0 |
| 59 | 1/0 | 1/0 |
| 60 | GND | //0 |
| 61 | GND | 1/0 |
| 62 | 1/0 | /0 |
| 63 | 1/0 | GND |
| 64 | CLK, I/O | $\mathrm{V}_{\text {CCA }}$ |
| 65 | I/0 | $\mathrm{V}_{\mathrm{CCI}}$ |
| 66 | MODE | /0 |
| 67 | $\mathrm{V}_{\text {cc }}$ | 1/0 |
| 68 | $\mathrm{V}_{\mathrm{CC}}$ | 1/0 |
| 69 | 1/0 | //0 |
| 70 | 1/0 | GND |


| 84-Pin PLCC |  |  |
| :---: | :---: | :---: |
| $\begin{gathered} \hline \text { Pin } \\ \text { Number } \end{gathered}$ | A40MX04 Function | $\begin{gathered} \text { A42MX09 } \\ \text { Function } \end{gathered}$ |
| 71 | 1/0 | 1/0 |
| 72 | SDI, //O | 1/0 |
| 73 | DCLK, //O | 1/0 |
| 74 | PRA, I/O | $1 / 0$ |
| 75 | PRB, //O | 1/0 |
| 76 | I/0 | SDI, I/O |
| 77 | 1/0 | 1/0 |
| 78 | 1/0 | 1/0 |
| 79 | 1/0 | 1/0 |
| 80 | 1/0 | 1/0 |
| 81 | 1/0 | PRA, I/0 |
| 82 | GND | 1/0 |
| 83 | 1/0 | CLKA, I/O |
| 84 | 1/0 | $\mathrm{V}_{\text {CCA }}$ |

## 100-Pin PQFP Package (Top View )



Figure 2-3 • 100-Pin PQFP

| 100-Pin PQFP |  |  |  |
| :---: | :---: | :---: | :---: |
| Pin Number | A40MX02 Function | A40MX04 Function | A42MX09 Function |
| 1 | NC | NC | 1/0 |
| 2 | NC | NC | DCLK, I/O |
| 3 | NC | NC | 1/0 |
| 4 | NC | NC | MODE |
| 5 | NC | NC | I/0 |
| 6 | PRB, I/O | PRB, I/O | 1/0 |
| 7 | 1/0 | I/0 | I/0 |
| 8 | 1/0 | 1/0 | 1/0 |
| 9 | 1/0 | 1/0 | GND |
| 10 | 1/0 | 1/0 | 1/0 |
| 11 | 1/0 | 1/0 | 1/0 |
| 12 | 1/0 | 1/0 | 1/0 |
| 13 | GND | GND | 1/0 |
| 14 | 1/0 | 1/0 | 1/0 |
| 15 | 1/0 | 1/0 | 1/0 |
| 16 | 1/0 | 1/0 | $\mathrm{V}_{\text {CCA }}$ |
| 17 | 1/0 | 1/0 | $\mathrm{V}_{\text {cll }}$ |
| 18 | 1/0 | 1/0 | 1/0 |
| 19 | $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ | 1/0 |
| 20 | 1/0 | 1/0 | 1/0 |
| 21 | 1/0 | 1/0 | 1/0 |
| 22 | 1/0 | I/0 | GND |
| 23 | 1/0 | 1/0 | 1/0 |
| 24 | 1/0 | 1/0 | 1/0 |
| 25 | 1/0 | 1/0 | 1/0 |
| 26 | 1/0 | 1/0 | 1/0 |
| 27 | NC | NC | 1/0 |
| 28 | NC | NC | 1/0 |
| 29 | NC | NC | 1/0 |
| 30 | NC | NC | 1/0 |
| 31 | NC | 1/0 | 1/0 |
| 32 | NC | 1/0 | 1/0 |
| 33 | NC | 1/0 | I/0 |
| 34 | I/0 | 1/0 | GND |
| 35 | 1/0 | 1/0 | I/0 |


| 100-Pin PQFP |  |  |  |
| :---: | :---: | :---: | :---: |
| Pin Number | A40MX02 Function | A40MX04 Function | A42MX09 Function |
| 36 | GND | GND | 1/0 |
| 37 | GND | GND | 1/0 |
| 38 | 1/0 | 1/0 | $1 / 0$ |
| 39 | 1/0 | 1/0 | 1/0 |
| 40 | 1/0 | 1/0 | $\mathrm{V}_{\text {CCA }}$ |
| 41 | 1/0 | 1/0 | 1/0 |
| 42 | 1/0 | 1/0 | 1/0 |
| 43 | $\mathrm{V}_{\mathrm{Cc}}$ | $\mathrm{V}_{\mathrm{CC}}$ | 1/0 |
| 44 | $\mathrm{V}_{\mathrm{Cc}}$ | $\mathrm{V}_{\mathrm{Cc}}$ | 1/0 |
| 45 | 1/0 | 1/0 | 1/0 |
| 46 | 1/0 | 1/0 | GND |
| 47 | 1/0 | 1/0 | $1 / 0$ |
| 48 | NC | 1/0 | 1/0 |
| 49 | NC | 1/0 | 1/0 |
| 50 | NC | 1/0 | 1/0 |
| 51 | NC | NC | 1/0 |
| 52 | NC | NC | SDO, I/0 |
| 53 | NC | NC | 1/0 |
| 54 | NC | NC | 1/0 |
| 55 | NC | NC | 1/0 |
| 56 | $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ | 1/0 |
| 57 | I/0 | I/0 | GND |
| 58 | 1/0 | 1/0 | 1/0 |
| 59 | 1/0 | 1/0 | 1/0 |
| 60 | 1/0 | 1/0 | 1/0 |
| 61 | 1/0 | 1/0 | 1/0 |
| 62 | 1/0 | 1/0 | 1/0 |
| 63 | GND | GND | 1/0 |
| 64 | 1/0 | 1/0 | GND |
| 65 | 1/0 | 1/0 | $\mathrm{V}_{\text {CCA }}$ |
| 66 | 1/0 | 1/0 | $\mathrm{V}_{\mathrm{CCI}}$ |
| 67 | 1/0 | 1/0 | $\mathrm{V}_{\text {CCA }}$ |
| 68 | 1/0 | 1/0 | 1/0 |
| 69 | $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ | 1/0 |
| 70 | 1/0 | 1/0 | 1/0 |


| 100-Pin PQFP |  |  |  |
| :---: | :---: | :---: | :---: |
| Pin Number | A40MX02 <br> Function | A40MX04 Function | A42MX09 Function |
| 71 | I/O | I/0 | I/O |
| 72 | I/O | I/O | GND |
| 73 | I/O | I/0 | I/O |
| 74 | I/O | I/O | I/O |
| 75 | I/O | I/O | I/O |
| 76 | I/O | I/O | I/O |
| 77 | NC | NC | I/O |
| 78 | NC | NC | 1/0 |
| 79 | NC | NC | SDI, I/O |
| 80 | NC | 1/0 | 1/0 |
| 81 | NC | 1/0 | 1/0 |
| 82 | NC | 1/0 | I/0 |
| 83 | 1/0 | 1/0 | I/O |
| 84 | I/0 | 1/0 | GND |
| 85 | I/O | I/0 | I/O |
| 86 | GND | GND | I/O |
| 87 | GND | GND | PRA, I/O |
| 88 | I/O | I/O | I/O |
| 89 | I/O | I/O | CLKA, I/O |
| 90 | CLK, I/O | CLK, I/O | $\mathrm{V}_{\text {CCA }}$ |
| 91 | I/O | I/0 | I/O |
| 92 | MODE | MODE | CLKB, I/O |
| 93 | $\mathrm{V}_{\text {CC }}$ | $\mathrm{V}_{\text {CC }}$ | I/O |
| 94 | $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\text {CC }}$ | PRB, I/O |
| 95 | NC | I/0 | I/O |
| 96 | NC | 1/0 | GND |
| 97 | NC | 1/0 | I/0 |
| 98 | SDI, I/O | SDI, I/O | 1/0 |
| 99 | DCLK, I/O | DCLK, I/O | I/O |
| 100 | PRA, I/O | PRA, I/O | 1/0 |

## 160-Pin PQFP Package (Top View )



Figure 2-4 • Pin PQFP

| 160-Pin PQFP |  |  |
| :---: | :---: | :---: |
| Pin Number | A42MX09 Function | A42MX24 Function |
| 1 | I/O | I/O |
| 2 | DCLK, I/O | DCLK, I/O |
| 3 | NC | I/O |
| 4 | I/0 | WD, I/O |
| 5 | I/O | WD, I/O |
| 6 | NC | $\mathrm{V}_{\mathrm{CCI}}$ |
| 7 | I/0 | I/O |
| 8 | I/O | I/O |
| 9 | I/O | I/O |
| 10 | NC | I/O |
| 11 | GND | GND |
| 12 | NC | I/O |
| 13 | I/0 | WD, I/O |
| 14 | I/0 | WD, I/O |
| 15 | I/O | I/O |
| 16 | PRB, I/O | PRB, I/O |
| 17 | I/O | I/O |
| 18 | CLKB, I/O | CLKB, I/O |
| 19 | I/O | I/0 |
| 20 | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ |
| 21 | CLKA, I/O | CLKA, I/O |
| 22 | I/0 | I/0 |
| 23 | PRA, I/O | PRA, I/O |
| 24 | NC | WD, I/O |
| 25 | I/O | WD, I/O |
| 26 | I/0 | I/0 |
| 27 | I/0 | I/O |
| 28 | NC | I/O |
| 29 | I/0 | WD, I/O |
| 30 | GND | GND |
| 31 | NC | WD, I/O |
| 32 | I/0 | I/O |
| 33 | I/O | I/O |
| 34 | I/O | I/0 |
| 35 | NC | $\mathrm{V}_{\mathrm{CCI}}$ |


| 160-Pin PQFP |  |  |
| :---: | :---: | :---: |
| Pin Number | A42MX09 Function | A42MX24 Function |
| 36 | I/0 | WD, I/O |
| 37 | I/O | WD, I/O |
| 38 | SDI, I/O | SDI, I/O |
| 39 | I/0 | 1/0 |
| 40 | GND | GND |
| 41 | I/O | I/O |
| 42 | I/0 | 1/0 |
| 43 | I/O | I/O |
| 44 | GND | GND |
| 45 | I/0 | I/O |
| 46 | I/0 | I/O |
| 47 | I/0 | I/O |
| 48 | I/0 | I/O |
| 49 | GND | GND |
| 50 | I/O | I/O |
| 51 | I/0 | I/O |
| 52 | NC | I/O |
| 53 | I/O | I/O |
| 54 | NC | $\mathrm{V}_{\text {CCA }}$ |
| 55 | I/O | I/O |
| 56 | I/O | I/O |
| 57 | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ |
| 58 | $\mathrm{V}_{\mathrm{CCI}}$ | $\mathrm{V}_{\mathrm{CCI}}$ |
| 59 | GND | GND |
| 60 | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ |
| 61 | GND | GND |
| 62 | I/0 | TCK, I/O |
| 63 | I/O | I/O |
| 64 | GND | GND |
| 65 | I/O | I/O |
| 66 | I/O | I/O |
| 67 | I/O | I/O |
| 68 | I/0 | I/0 |
| 69 | GND | GND |
| 70 | NC | I/O |


| 160-Pin PQFP |  |  |
| :---: | :---: | :---: |
| Pin Number | A42MX09 Function | A42MX24 Function |
| 71 | 1/0 | 1/0 |
| 72 | 1/0 | 1/0 |
| 73 | 1/0 | 1/0 |
| 74 | 1/0 | 1/0 |
| 75 | NC | 1/0 |
| 76 | 1/0 | 1/0 |
| 77 | NC | 1/0 |
| 78 | 1/0 | 1/0 |
| 79 | NC | 1/0 |
| 80 | GND | GND |
| 81 | 1/0 | 1/0 |
| 82 | SDO, I/O | SDO, TDO, I/O |
| 83 | 1/0 | WD, //0 |
| 84 | 1/0 | WD, //0 |
| 85 | 1/0 | I/0 |
| 86 | NC | $\mathrm{V}_{\text {cll }}$ |
| 87 | 1/0 | 1/0 |
| 88 | 1/0 | WD, //0 |
| 89 | GND | GND |
| 90 | NC | 1/0 |
| 91 | 1/0 | 1/0 |
| 92 | 1/0 | 1/0 |
| 93 | 1/0 | 1/0 |
| 94 | 1/0 | 1/0 |
| 95 | 1/0 | 1/0 |
| 96 | 1/0 | WD, I/O |
| 97 | 1/0 | I/0 |
| 98 | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ |
| 99 | GND | GND |
| 100 | NC | 1/0 |
| 101 | 1/0 | 1/0 |
| 102 | 1/0 | 1/0 |
| 103 | NC | 1/0 |
| 104 | 1/0 | 1/0 |
| 105 | 1/0 | 1/0 |


| 160-Pin PQFP |  |  |
| :---: | :---: | :---: |
| Pin Number | A42MX09 Function | A42MX24 Function |
| 106 | I/O | WD, I/O |
| 107 | I/0 | WD, I/O |
| 108 | 1/0 | I/O |
| 109 | GND | GND |
| 110 | NC | I/O |
| 111 | I/0 | WD, I/O |
| 112 | 1/0 | WD, I/O |
| 113 | I/0 | 1/0 |
| 114 | NC | $\mathrm{V}_{\mathrm{CCI}}$ |
| 115 | I/0 | WD, I/O |
| 116 | NC | WD, I/O |
| 117 | I/0 | I/0 |
| 118 | 1/0 | TDI, I/O |
| 119 | I/0 | TMS, I/O |
| 120 | GND | GND |
| 121 | I/O | I/O |
| 122 | I/0 | I/0 |
| 123 | I/0 | I/0 |
| 124 | NC | 1/0 |
| 125 | GND | GND |
| 126 | I/O | I/O |
| 127 | 1/0 | 1/0 |
| 128 | I/O | I/0 |
| 129 | NC | I/0 |
| 130 | GND | GND |
| 131 | I/O | I/O |
| 132 | I/0 | I/0 |
| 133 | I/0 | I/0 |
| 134 | I/0 | 1/0 |
| 135 | NC | $\mathrm{V}_{\text {CCA }}$ |
| 136 | I/0 | I/O |
| 137 | 1/0 | I/0 |
| 138 | NC | $\mathrm{V}_{\text {CCA }}$ |
| 139 | $\mathrm{V}_{\mathrm{CCI}}$ | $\mathrm{V}_{\text {CCI }}$ |
| 140 | GND | GND |

## Package Pin Assignments

| 160-Pin PQFP |  |  |
| :---: | :---: | :---: |
| Pin Number | A42MX09 <br> Function | A42MX24 <br> Function |
| 141 | NC | I/O |
| 142 | I/0 | I/O |
| 143 | 1/0 | 1/0 |
| 144 | I/O | I/O |
| 145 | GND | GND |
| 146 | NC | 1/0 |
| 147 | I/0 | 1/0 |
| 148 | I/0 | 1/0 |
| 149 | 1/0 | 1/0 |
| 150 | NC | $\mathrm{V}_{\text {CCA }}$ |
| 151 | NC | I/0 |
| 152 | NC | 1/0 |
| 153 | NC | 1/0 |
| 154 | NC | 1/0 |
| 155 | GND | GND |
| 156 | I/O | I/O |
| 157 | 1/0 | 1/0 |
| 158 | I/O | I/0 |
| 159 | M ODE | MODE |
| 160 | GND | GND |

## 208-Pin PQFP Package (Top View )



Figure 2-5 • 208-Pin PQFP

| 208-Pin PQFP |  |  |  |
| :---: | :---: | :---: | :---: |
| Pin Number | A42MX16 Function | A42MX24 Function | A42MX36 Function |
| 1 | GND | GND | GND |
| 2 | NC | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ |
| 3 | MODE | MODE | MODE |
| 4 | 1/0 | 1/0 | 1/0 |
| 5 | 1/0 | 1/0 | 1/0 |
| 6 | 1/0 | 1/0 | 1/0 |
| 7 | 1/0 | 1/0 | 1/0 |
| 8 | 1/0 | 1/0 | 1/0 |
| 9 | NC | 1/0 | 1/0 |
| 10 | NC | 1/0 | 1/0 |
| 11 | NC | 1/0 | 1/0 |
| 12 | 1/0 | 1/0 | 1/0 |
| 13 | 1/0 | 1/0 | 1/0 |
| 14 | 1/0 | 1/0 | 1/0 |
| 15 | 1/0 | 1/0 | 1/0 |
| 16 | NC | 1/0 | 1/0 |
| 17 | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ |
| 18 | 1/0 | 1/0 | 1/0 |
| 19 | 1/0 | 1/0 | 1/0 |
| 20 | 1/0 | 1/0 | 1/0 |
| 21 | 1/0 | 1/0 | 1/0 |
| 22 | GND | GND | GND |
| 23 | 1/0 | 1/0 | 1/0 |
| 24 | 1/0 | 1/0 | 1/0 |
| 25 | 1/0 | 1/0 | 1/0 |
| 26 | 1/0 | 1/0 | 1/0 |
| 27 | GND | GND | GND |
| 28 | $\mathrm{V}_{\text {ClI }}$ | $\mathrm{V}_{\text {ClI }}$ | $\mathrm{V}_{\text {ClI }}$ |
| 29 | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ |
| 30 | 1/0 | 1/0 | 1/0 |
| 31 | 1/0 | 1/0 | 1/0 |
| 32 | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ |
| 33 | 1/0 | I/0 | 1/0 |
| 34 | 1/0 | 1/0 | 1/0 |
| 35 | 1/0 | 1/0 | 1/0 |


| 208-Pin PQFP |  |  |  |
| :---: | :---: | :---: | :---: |
| Pin Number | A42MX16 Function | A42MX24 Function | A42MX36 Function |
| 36 | 1/0 | 1/0 | 1/0 |
| 37 | 1/0 | 1/0 | 1/0 |
| 38 | 1/0 | 1/0 | 1/0 |
| 39 | 1/0 | 1/0 | 1/0 |
| 40 | 1/0 | 1/0 | 1/0 |
| 41 | NC | 1/0 | 1/0 |
| 42 | NC | 1/0 | 1/0 |
| 43 | NC | 1/0 | 1/0 |
| 44 | 1/0 | 1/0 | 1/0 |
| 45 | 1/0 | 1/0 | 1/0 |
| 46 | 1/0 | 1/0 | 1/0 |
| 47 | 1/0 | 1/0 | 1/0 |
| 48 | 1/0 | 1/0 | 1/0 |
| 49 | 1/0 | 1/0 | 1/0 |
| 50 | NC | 1/0 | 1/0 |
| 51 | NC | 1/0 | 1/0 |
| 52 | GND | GND | GND |
| 53 | GND | GND | GND |
| 54 | 1/0 | TMS, I/O | TMS, I/O |
| 55 | 1/0 | TDI, //0 | TDI, //0 |
| 56 | 1/0 | 1/0 | 1/0 |
| 57 | 1/0 | WD, I/0 | WD, I/0 |
| 58 | 1/0 | WD, I/0 | WD, I/0 |
| 59 | I/0 | I/0 | I/0 |
| 60 | $\mathrm{V}_{\mathrm{ClI}}$ | $\mathrm{V}_{\mathrm{Cl}}$ | $\mathrm{V}_{\mathrm{ClI}}$ |
| 61 | NC | I/0 | I/0 |
| 62 | NC | 1/0 | 1/0 |
| 63 | 1/0 | 1/0 | 1/0 |
| 64 | 1/0 | 1/0 | 1/0 |
| 65 | 1/0 | 1/0 | QCLKA, I/O |
| 66 | 1/0 | WD, I/0 | WD, I/O |
| 67 | NC | WD, I/0 | WD, I/0 |
| 68 | NC | 1/0 | 1/0 |
| 69 | 1/0 | 1/0 | 1/0 |
| 70 | 1/0 | WD, I/0 | WD, I/O |


| 208-Pin PQFP |  |  |  |
| :---: | :---: | :---: | :---: |
| Pin Number | A42MX16 Function | A42MX24 Function | A42MX36 Function |
| 71 | 1/0 | WD, //0 | WD, I/0 |
| 72 | 1/0 | I/0 | 1/0 |
| 73 | 1/0 | 1/0 | //0 |
| 74 | 1/0 | 1/0 | 1/0 |
| 75 | 1/0 | 1/0 | 1/0 |
| 76 | 1/0 | 1/0 | 1/0 |
| 77 | 1/0 | I/0 | 1/0 |
| 78 | GND | GND | GND |
| 79 | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ |
| 80 | NC | $\mathrm{V}_{\text {ClI }}$ | $\mathrm{V}_{\text {ClI }}$ |
| 81 | 1/0 | 1/0 | //0 |
| 82 | 1/0 | 1/0 | 1/0 |
| 83 | 1/0 | 1/0 | 1/0 |
| 84 | 1/0 | I/0 | 1/0 |
| 85 | 1/0 | WD, I/O | WD, I/O |
| 86 | 1/0 | WD, I/O | WD, I/O |
| 87 | 1/0 | I/0 | I/0 |
| 88 | 1/0 | 1/0 | 1/0 |
| 89 | NC | 1/0 | 1/0 |
| 90 | NC | 1/0 | 1/0 |
| 91 | 1/0 | 1/0 | QCLKB, I/O |
| 92 | 1/0 | 1/0 | 1/0 |
| 93 | 1/0 | WD, I/O | WD, I/O |
| 94 | 1/0 | WD, I/O | WD, I/O |
| 95 | NC | I/0 | I/0 |
| 96 | NC | 1/0 | 1/0 |
| 97 | NC | 1/0 | 1/0 |
| 98 | $\mathrm{V}_{\text {ClI }}$ | $\mathrm{V}_{\mathrm{CCI}}$ | $\mathrm{V}_{\text {ClI }}$ |
| 99 | I/0 | I/0 | I/0 |
| 100 | 1/0 | WD, I/O | WD, I/O |
| 101 | 1/0 | WD, I/O | WD, I/O |
| 102 | 1/0 | I/0 | I/0 |
| 103 | SDO, I/O | SDO, TDO, I/O | SDO, TDO, I/O |
| 104 | I/0 | I/0 | I/O |
| 105 | GND | GND | GND |


| 208-Pin PQFP |  |  |  |
| :---: | :---: | :---: | :---: |
| Pin Number | A42MX16 Function | A42MX24 Function | A42MX36 Function |
| 106 | NC | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ |
| 107 | 1/0 | I/O | I/O |
| 108 | 1/0 | 1/0 | //0 |
| 109 | 1/0 | 1/0 | 1/0 |
| 110 | 1/0 | 1/0 | 1/0 |
| 111 | 1/0 | 1/0 | 1/0 |
| 112 | NC | I/0 | 1/0 |
| 113 | NC | 1/0 | 1/0 |
| 114 | NC | 1/0 | 1/0 |
| 115 | NC | 1/0 | 1/0 |
| 116 | 1/0 | 1/0 | 1/0 |
| 117 | 1/0 | 1/0 | 1/0 |
| 118 | 1/0 | 1/0 | 1/0 |
| 119 | 1/0 | 1/0 | 1/0 |
| 120 | 1/0 | 1/0 | 1/0 |
| 121 | 1/0 | I/0 | 1/0 |
| 122 | 1/0 | I/0 | I/0 |
| 123 | 1/0 | 1/0 | 1/0 |
| 124 | 1/0 | 1/0 | 1/0 |
| 125 | 1/0 | 1/0 | 1/0 |
| 126 | GND | GND | GND |
| 127 | 1/0 | I/0 | 1/0 |
| 128 | 1/0 | TCK, I/O | TCK, I/O |
| 129 | GND | GND | GND |
| 130 | $V_{\text {CCA }}$ | $V_{\text {CCA }}$ | $V_{\text {CCA }}$ |
| 131 | GND | GND | GND |
| 132 | $\mathrm{V}_{\text {ClI }}$ | $\mathrm{V}_{\text {ClI }}$ | $\mathrm{V}_{\text {ClI }}$ |
| 133 | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ |
| 134 | I/0 | I/0 | I/0 |
| 135 | 1/0 | I/0 | I/0 |
| 136 | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ |
| 137 | 1/0 | I/0 | I/O |
| 138 | 1/0 | I/0 | 1/0 |
| 139 | 1/0 | 1/0 | 1/0 |
| 140 | I/0 | //0 | 1/0 |


| 208-Pin PQFP |  |  |  |
| :---: | :---: | :---: | :---: |
| Pin Number | A42MX16 Function | A42MX24 Function | A42MX36 Function |
| 141 | NC | 1/0 | 1/0 |
| 142 | I/0 | //0 | 1/0 |
| 143 | 1/0 | 1/0 | 1/0 |
| 144 | 1/0 | 1/0 | 1/0 |
| 145 | 1/0 | 1/0 | 1/0 |
| 146 | NC | 1/0 | 1/0 |
| 147 | NC | 1/0 | 1/0 |
| 148 | NC | 1/0 | 1/0 |
| 149 | NC | 1/0 | 1/0 |
| 150 | GND | GND | GND |
| 151 | 1/0 | 1/0 | //0 |
| 152 | 1/0 | 1/0 | 1/0 |
| 153 | 1/0 | 1/0 | 1/0 |
| 154 | 1/0 | 1/0 | 1/0 |
| 155 | 1/0 | 1/0 | 1/0 |
| 156 | 1/0 | 1/0 | 1/0 |
| 157 | GND | GND | GND |
| 158 | 1/0 | I/0 | I/0 |
| 159 | SDI, //0 | SDI, I/O | SDI, //0 |
| 160 | I/0 | I/0 | I/0 |
| 161 | 1/0 | WD, I/O | WD, I/O |
| 162 | 1/0 | WD, I/0 | WD, I/O |
| 163 | 1/0 | I/0 | I/O |
| 164 | $\mathrm{V}_{\mathrm{ClI}}$ | $\mathrm{V}_{\mathrm{ClI}}$ | $\mathrm{V}_{\mathrm{ClI}}$ |
| 165 | NC | 1/0 | I/0 |
| 166 | NC | 1/0 | 1/0 |
| 167 | 1/0 | 1/0 | 1/0 |
| 168 | 1/0 | WD, I/0 | WD, I/O |
| 169 | 1/0 | WD, I/O | WD, I/O |
| 170 | I/0 | 1/0 | I/O |
| 171 | NC | 1/0 | QCLKD, I/O |
| 172 | 1/0 | 1/0 | I/0 |
| 173 | 1/0 | 1/0 | 1/0 |
| 174 | 1/0 | 1/0 | 1/0 |
| 175 | //0 | //0 | 1/0 |


| 208-Pin PQFP |  |  |  |
| :---: | :---: | :---: | :---: |
| Pin Number | A42MX16 Function | $\begin{gathered} \text { A42MX24 } \\ \text { Function } \end{gathered}$ | A42MX36 Function |
| 176 | 1/0 | WD, I/O | WD, I/0 |
| 177 | 1/0 | WD, I/0 | WD, I/O |
| 178 | PRA, I/0 | PRA, I/O | PRA, I/O |
| 179 | 1/0 | 1/0 | 1/0 |
| 180 | CLKA, I/O | CLKA, I/O | CLKA, I/O |
| 181 | NC | 1/0 | 1/0 |
| 182 | NC | $\mathrm{V}_{\text {ClI }}$ | $\mathrm{V}_{\mathrm{ClI}}$ |
| 183 | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ |
| 184 | GND | GND | GND |
| 185 | 1/0 | 1/0 | I/O |
| 186 | CLKB, I/O | CLKB, I/O | CLKB, I/O |
| 187 | 1/0 | 1/0 | 1/0 |
| 188 | PRB, I/O | PRB, I/0 | PRB, I/O |
| 189 | 1/0 | 1/0 | 1/0 |
| 190 | 1/0 | WD, I/O | WD, I/O |
| 191 | 1/0 | WD, I/0 | WD, I/0 |
| 192 | 1/0 | 1/0 | 1/0 |
| 193 | NC | 1/0 | 1/0 |
| 194 | NC | WD, I/O | WD, I/0 |
| 195 | NC | WD, I/0 | WD, I/O |
| 196 | 1/0 | 1/0 | QCLKC, I/O |
| 197 | NC | 1/0 | 1/0 |
| 198 | 1/0 | 1/0 | 1/0 |
| 199 | 1/0 | 1/0 | 1/0 |
| 200 | 1/0 | 1/0 | 1/0 |
| 201 | NC | 1/0 | 1/0 |
| 202 | $\mathrm{V}_{\mathrm{ClI}}$ | $\mathrm{V}_{\mathrm{CCI}}$ | $\mathrm{V}_{\mathrm{CCI}}$ |
| 203 | 1/0 | WD, I/0 | WD, I/0 |
| 204 | 1/0 | WD, I/0 | WD, I/O |
| 205 | 1/0 | 1/0 | 1/0 |
| 206 | 1/0 | 1/0 | 1/0 |
| 207 | DCLK, I/O | DCLK, I/O | DCLK, I/O |
| 208 | 1/0 | 1/0 | 1/0 |

## 240-Pin PQFP Package (Top View )



Figure 2-6 • 240-Pin PQFP

| 240-Pin PQFP |  |
| :---: | :---: |
| Pin Number | A42MX36 Function |
| 1 | I/O |
| 2 | DCLK, I/O |
| 3 | I/O |
| 4 | 1/0 |
| 5 | I/O |
| 6 | WD, I/O |
| 7 | WD, I/O |
| 8 | $\mathrm{V}_{\text {CCI }}$ |
| 9 | I/O |
| 10 | I/O |
| 11 | I/O |
| 12 | I/O |
| 13 | I/O |
| 14 | I/O |
| 15 | QCLKC, I/O |
| 16 | I/O |
| 17 | WD, I/O |
| 18 | WD, I/O |
| 19 | I/O |
| 20 | I/O |
| 21 | WD, I/O |
| 22 | WD, I/O |
| 23 | I/O |
| 24 | PRB, I/O |
| 25 | I/O |
| 26 | CLKB, I/O |
| 27 | I/O |
| 28 | GND |
| 29 | $\mathrm{V}_{\text {CCA }}$ |
| 30 | $\mathrm{V}_{\text {CCI }}$ |
| 31 | I/O |
| 32 | CLKA, I/O |
| 33 | I/O |
| 34 | PRA, I/O |
| 35 | I/O |


| 240-Pin PQFP |  |
| :---: | :---: |
| Pin Number | A42MX36 Function |
| 36 | 1/0 |
| 37 | WD, I/O |
| 38 | WD, I/O |
| 39 | I/O |
| 40 | I/O |
| 41 | I/O |
| 42 | I/O |
| 43 | I/O |
| 44 | I/O |
| 45 | QCLKD, I/O |
| 46 | I/O |
| 47 | WD, I/O |
| 48 | WD, I/O |
| 49 | I/O |
| 50 | I/O |
| 51 | I/O |
| 52 | $\mathrm{V}_{\mathrm{CCI}}$ |
| 53 | I/O |
| 54 | WD, I/O |
| 55 | WD, I/O |
| 56 | I/O |
| 57 | SDI, I/O |
| 58 | I/O |
| 59 | $\mathrm{V}_{\text {CCA }}$ |
| 60 | GND |
| 61 | GND |
| 62 | 1/0 |
| 63 | I/O |
| 64 | I/O |
| 65 | I/O |
| 66 | I/O |
| 67 | I/O |
| 68 | I/O |
| 69 | I/O |
| 70 | I/O |


| 240-Pin PQFP |  |
| :---: | :---: |
| Pin Number | A42MX36 Function |
| 71 | $\mathrm{V}_{\mathrm{CCI}}$ |
| 72 | I/O |
| 73 | I/O |
| 74 | I/0 |
| 75 | I/O |
| 76 | I/O |
| 77 | 1/0 |
| 78 | 1/0 |
| 79 | I/O |
| 80 | I/O |
| 81 | 1/0 |
| 82 | I/0 |
| 83 | I/O |
| 84 | I/0 |
| 85 | $\mathrm{V}_{\text {CCA }}$ |
| 86 | I/O |
| 87 | 1/0 |
| 88 | $\mathrm{V}_{\text {CCA }}$ |
| 89 | $\mathrm{V}_{\text {CCI }}$ |
| 90 | $\mathrm{V}_{\text {CCA }}$ |
| 91 | GND |
| 92 | TCK, I/O |
| 93 | I/0 |
| 94 | GND |
| 95 | I/O |
| 96 | I/O |
| 97 | 1/0 |
| 98 | I/O |
| 99 | I/O |
| 100 | 1/0 |
| 101 | I/O |
| 102 | I/O |
| 103 | I/0 |
| 104 | I/O |
| 105 | I/O |


| 240-Pin PQFP |  |
| :---: | :---: |
| Pin Number | A42MX36 Function |
| 106 | 1/0 |
| 107 | I/O |
| 108 | $\mathrm{V}_{\text {CCI }}$ |
| 109 | I/O |
| 110 | I/O |
| 111 | I/O |
| 112 | I/0 |
| 113 | I/O |
| 114 | I/O |
| 115 | I/O |
| 116 | I/O |
| 117 | I/O |
| 118 | $\mathrm{V}_{\text {CCA }}$ |
| 119 | GND |
| 120 | GND |
| 121 | GND |
| 122 | I/O |
| 123 | SDO, TDO, I/O |
| 124 | I/O |
| 125 | WD, I/O |
| 126 | WD, I/O |
| 127 | I/O |
| 128 | $\mathrm{V}_{\mathrm{CCI}}$ |
| 129 | I/O |
| 130 | I/O |
| 131 | I/O |
| 132 | WD, I/O |
| 133 | WD, I/O |
| 134 | I/O |
| 135 | QCLKB, I/O |
| 136 | I/O |
| 137 | I/O |
| 138 | I/O |
| 139 | I/O |
| 140 | I/O |


| 240-Pin PQFP |  | 240-Pin PQFP |  |
| :---: | :---: | :---: | :---: |
| $\begin{gathered} \text { Pin } \\ \text { Number } \end{gathered}$ | A42MX36 Function | $\begin{gathered} \hline \text { Pin } \\ \text { Number } \end{gathered}$ | A42MX36 Function |
| 141 | 1/0 | 176 | 1/0 |
| 142 | WD, I/O | 177 | I/0 |
| 143 | WD, I/O | 178 | TDI, //0 |
| 144 | I/0 | 179 | TM S, I/O |
| 145 | 1/0 | 180 | GND |
| 146 | 1/0 | 181 | $V_{\text {CCA }}$ |
| 147 | 1/0 | 182 | GND |
| 148 | 1/0 | 183 | 1/0 |
| 149 | 1/0 | 184 | 1/0 |
| 150 | $\mathrm{V}_{\text {ClI }}$ | 185 | 1/0 |
| 151 | $\mathrm{V}_{\text {CCA }}$ | 186 | 1/0 |
| 152 | GND | 187 | 1/0 |
| 153 | I/0 | 188 | 1/0 |
| 154 | 1/0 | 189 | 1/0 |
| 155 | 1/0 | 190 | 1/0 |
| 156 | 1/0 | 191 | 1/0 |
| 157 | 1/0 | 192 | $\mathrm{V}_{\mathrm{ClI}}$ |
| 158 | 1/0 | 193 | 1/0 |
| 159 | WD, I/0 | 194 | 1/0 |
| 160 | WD, I/O | 195 | 1/0 |
| 161 | I/0 | 196 | 1/0 |
| 162 | 1/0 | 197 | 1/0 |
| 163 | WD, I/O | 198 | 1/0 |
| 164 | WD, I/0 | 199 | 1/0 |
| 165 | 1/0 | 200 | 1/0 |
| 166 | QCLKA, I/O | 201 | 1/0 |
| 167 | 1/0 | 202 | 1/0 |
| 168 | 1/0 | 203 | 1/0 |
| 169 | 1/0 | 204 | 1/0 |
| 170 | 1/0 | 205 | 1/0 |
| 171 | 1/0 | 206 | $\mathrm{V}_{\text {CCA }}$ |
| 172 | $\mathrm{V}_{\text {ClI }}$ | 207 | I/0 |
| 173 | I/0 | 208 | 1/0 |
| 174 | WD, I/0 | 209 | $\mathrm{V}_{\text {CCA }}$ |
| 175 | WD, I/O | 210 | $\mathrm{V}_{\mathrm{CCI}}$ |


| 240-Pin PQFP |  |
| :---: | :---: |
| Pin <br> Number | A42MX36 <br> Function |
| 211 | $\mathrm{I} / \mathrm{O}$ |
| 212 | $\mathrm{I} / \mathrm{O}$ |
| 213 | $\mathrm{I} / \mathrm{O}$ |
| 214 | $\mathrm{I} / \mathrm{O}$ |
| 215 | $\mathrm{I} / \mathrm{O}$ |
| 216 | $\mathrm{I} / \mathrm{O}$ |
| 217 | $\mathrm{I} / \mathrm{O}$ |
| 218 | $\mathrm{I} / \mathrm{O}$ |
| 219 | V CCA |
| 220 | $\mathrm{I} / \mathrm{O}$ |
| 221 | $\mathrm{I} / \mathrm{O}$ |
| 222 | $\mathrm{I} / \mathrm{O}$ |
| 223 | $\mathrm{I} / \mathrm{O}$ |
| 224 | $\mathrm{I} / \mathrm{O}$ |
| 225 | $\mathrm{I} / \mathrm{O}$ |
| 226 | $\mathrm{I} / \mathrm{O}$ |
| 227 | V CCI |
| 228 | $\mathrm{I} / \mathrm{O}$ |
| 229 | $\mathrm{I} / \mathrm{O}$ |
| 230 | $\mathrm{I} / \mathrm{O}$ |
| 231 | $\mathrm{I} / \mathrm{O}$ |
| 232 | $\mathrm{I} / \mathrm{O}$ |
| 233 | $\mathrm{I} / \mathrm{O}$ |
| 234 | $\mathrm{I} / \mathrm{O}$ |
| 235 | $\mathrm{I} / \mathrm{O}$ |
| 236 | $\mathrm{I} / \mathrm{O}$ |
| 237 | GND |
| 238 | MODE |
| 239 | V CCA |
| 240 | GND |
|  |  |
|  |  |

## Package Pin Assignments

## 80-Pin VQFP



Figure 2-7 • 80-Pin VQFP

| 80-Pin VQFP |  |  |
| :---: | :---: | :---: |
| Pin Number | A40MX02 Function | A40MX04 Function |
| 1 | 1/0 | I/0 |
| 2 | NC | 1/0 |
| 3 | NC | 1/0 |
| 4 | NC | 1/0 |
| 5 | //0 | 1/0 |
| 6 | 1/0 | 1/0 |
| 7 | GND | GND |
| 8 | 1/0 | 1/0 |
| 9 | 1/0 | 1/0 |
| 10 | 1/0 | 1/0 |
| 11 | 1/0 | 1/0 |
| 12 | 1/0 | 1/0 |
| 13 | $\mathrm{V}_{\mathrm{cc}}$ | $\mathrm{V}_{\mathrm{CC}}$ |
| 14 | I/0 | I/0 |
| 15 | 1/0 | 1/0 |
| 16 | 1/0 | 1/0 |
| 17 | NC | 1/0 |
| 18 | NC | 1/0 |
| 19 | NC | 1/0 |
| 20 | $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\text {cc }}$ |
| 21 | I/0 | I/0 |
| 22 | 1/0 | 1/0 |
| 23 | 1/0 | 1/0 |
| 24 | 1/0 | 1/0 |
| 25 | 1/0 | 1/0 |
| 26 | I/0 | 1/0 |
| 27 | GND | GND |
| 28 | I/0 | I/0 |
| 29 | 1/0 | 1/0 |
| 30 | 1/0 | 1/0 |
| 31 | 1/0 | 1/0 |
| 32 | 1/0 | 1/0 |
| 33 | $\mathrm{V}_{\mathrm{Cc}}$ | $\mathrm{V}_{\mathrm{CC}}$ |
| 34 | 1/0 | 1/0 |
| 35 | 1/0 | 1/0 |
| 36 | 1/0 | 1/0 |
| 37 | 1/0 | 1/0 |
| 38 | 1/0 | 1/0 |
| 39 | 1/0 | 1/0 |
| 40 | 1/0 | 1/0 |


| 80-Pin VQFP |  |  |
| :---: | :---: | :---: |
| Pin Number | $\begin{gathered} \text { A40MX02 } \\ \text { Function } \end{gathered}$ | A40MX04 Function |
| 41 | NC | 1/0 |
| 42 | NC | 1/0 |
| 43 | NC | 1/0 |
| 44 | I/0 | 1/0 |
| 45 | 1/0 | 1/0 |
| 46 | 1/0 | 1/0 |
| 47 | GND | GND |
| 48 | 1/0 | 1/0 |
| 49 | 1/0 | 1/0 |
| 50 | CLK, I/O | CLK, I/O |
| 51 | 1/0 | 1/0 |
| 52 | MODE | MODE |
| 53 | $\mathrm{V}_{\text {cc }}$ | $\mathrm{V}_{\text {cc }}$ |
| 54 | NC | 1/0 |
| 55 | NC | 1/0 |
| 56 | NC | 1/0 |
| 57 | SDI, I/O | SDI, I/O |
| 58 | DCLK, I/O | DCLK, I/O |
| 59 | PRA, I/O | PRA, I/O |
| 60 | NC | NC |
| 61 | PRB, I/O | PRB, I/O |
| 62 | 1/0 | 1/0 |
| 63 | 1/0 | 1/0 |
| 64 | 1/0 | 1/0 |
| 65 | 1/0 | 1/0 |
| 66 | 1/0 | 1/0 |
| 67 | 1/0 | 1/0 |
| 68 | GND | GND |
| 69 | 1/0 | 1/0 |
| 70 | 1/0 | 1/0 |
| 71 | 1/0 | 1/0 |
| 72 | 1/0 | 1/0 |
| 73 | 1/0 | 1/0 |
| 74 | $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{cc}}$ |
| 75 | 1/0 | 1/0 |
| 76 | 1/0 | 1/0 |
| 77 | 1/0 | 1/0 |
| 78 | 1/0 | 1/0 |
| 79 | 1/0 | 1/0 |
| 80 | 1/0 | 1/0 |

## 100-Pin VQFP Package (Top View)



Figure 2-8 • 100-Pin VQFP

| 100-Pin VQFP |  |  |
| :---: | :---: | :---: |
| Pin Number | A42MX09 Function | A42MX16 Function |
| 1 | 1/0 | 1/0 |
| 2 | MODE | MODE |
| 3 | 1/0 | 1/0 |
| 4 | $1 / 0$ | 1/0 |
| 5 | $1 / 0$ | 1/0 |
| 6 | 1/0 | 1/0 |
| 7 | GND | GND |
| 8 | 1/0 | 1/0 |
| 9 | 1/0 | 1/0 |
| 10 | 1/0 | 1/0 |
| 11 | 1/0 | 1/0 |
| 12 | 1/0 | 1/0 |
| 13 | 1/0 | 1/0 |
| 14 | $\mathrm{V}_{\text {CCA }}$ | NC |
| 15 | $\mathrm{V}_{\mathrm{CCI}}$ | $\mathrm{V}_{\text {ClI }}$ |
| 16 | 1/0 | 1/0 |
| 17 | 1/0 | 1/0 |
| 18 | 1/0 | 1/0 |
| 19 | 1/0 | 1/0 |
| 20 | GND | GND |
| 21 | 1/0 | 1/0 |
| 22 | $1 / 0$ | 1/0 |
| 23 | 1/0 | 1/0 |
| 24 | $1 / 0$ | 1/0 |
| 25 | 1/0 | 1/0 |
| 26 | 1/0 | 1/0 |
| 27 | 1/0 | 1/0 |
| 28 | 1/0 | 1/0 |
| 29 | 1/0 | 1/0 |
| 30 | 1/0 | 1/0 |
| 31 | 1/0 | 1/0 |
| 32 | GND | GND |
| 33 | 1/0 | 1/0 |
| 34 | 1/0 | 1/0 |
| 35 | 1/0 | 1/0 |


| 100-Pin VQFP |  |  |
| :---: | :---: | :---: |
| Pin Number | A42MX09 Function | A42MX16 Function |
| 36 | 1/0 | 1/0 |
| 37 | 1/0 | 1/0 |
| 38 | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ |
| 39 | 1/0 | I/0 |
| 40 | 1/0 | 1/0 |
| 41 | 1/0 | 1/0 |
| 42 | 1/0 | 1/0 |
| 43 | 1/0 | 1/0 |
| 44 | GND | GND |
| 45 | 1/0 | 1/0 |
| 46 | 1/0 | 1/0 |
| 47 | 1/0 | 1/0 |
| 48 | 1/0 | 1/0 |
| 49 | 1/0 | 1/0 |
| 50 | SDO, I/O | SDO, I/O |
| 51 | 1/0 | 1/0 |
| 52 | 1/0 | 1/0 |
| 53 | 1/0 | 1/0 |
| 54 | 1/0 | 1/0 |
| 55 | GND | GND |
| 56 | 1/0 | 1/0 |
| 57 | 1/0 | 1/0 |
| 58 | 1/0 | 1/0 |
| 59 | 1/0 | 1/0 |
| 60 | 1/0 | 1/0 |
| 61 | 1/0 | 1/0 |
| 62 | GND | GND |
| 63 | $V_{\text {CCA }}$ | $V_{\text {CCA }}$ |
| 64 | $\mathrm{V}_{\text {ClI }}$ | $\mathrm{V}_{\text {ClI }}$ |
| 65 | $\mathrm{V}_{\text {CCA }}$ | $V_{\text {CCA }}$ |
| 66 | 1/0 | 1/0 |
| 67 | 1/0 | 1/0 |
| 68 | 1/0 | 1/0 |
| 69 | 1/0 | 1/0 |
| 70 | GND | GND |


| 100-Pin VQFP |  |  |
| :---: | :---: | :---: |
| Pin Number | A42MX09 Function | A42MX16 Function |
| 71 | I/0 | I/O |
| 72 | I/0 | I/0 |
| 73 | I/0 | 1/0 |
| 74 | I/0 | I/0 |
| 75 | I/0 | 1/0 |
| 76 | I/0 | I/0 |
| 77 | SDI, I/O | SDI, I/O |
| 78 | I/0 | 1/0 |
| 79 | 1/0 | 1/0 |
| 80 | 1/0 | 1/0 |
| 81 | I/0 | 1/0 |
| 82 | GND | GND |
| 83 | I/O | I/O |
| 84 | I/0 | 1/0 |
| 85 | PRA, I/O | PRA, I/O |
| 86 | I/O | I/O |
| 87 | CLKA, I/O | CLKA, I/O |
| 88 | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ |
| 89 | I/0 | I/O |
| 90 | CLKB, I/O | CLKB, I/O |
| 91 | 1/0 | 1/0 |
| 92 | PRB, I/O | PRB, I/O |
| 93 | I/O | I/O |
| 94 | GND | GND |
| 95 | I/O | I/O |
| 96 | 1/0 | 1/0 |
| 97 | 1/0 | 1/0 |
| 98 | I/0 | 1/0 |
| 99 | I/0 | I/0 |
| 100 | DCLK, I/O | DCLK, I/O |

## 176-Pin TQFP Package (Top View )



Figure 2-9 • 176-Pin TQFP

| 176-Pin TQFP |  |  |  |
| :---: | :---: | :---: | :---: |
| Pin Number | A42MX09 Function | A42MX16 Function | A42MX24 Function |
| 1 | GND | GND | GND |
| 2 | MODE | M ODE | MODE |
| 3 | 1/0 | 1/0 | 1/0 |
| 4 | 1/0 | 1/0 | 1/0 |
| 5 | 1/0 | 1/0 | 1/0 |
| 6 | 1/0 | 1/0 | 1/0 |
| 7 | 1/0 | 1/0 | 1/0 |
| 8 | NC | NC | 1/0 |
| 9 | 1/0 | 1/0 | 1/0 |
| 10 | NC | 1/0 | 1/0 |
| 11 | NC | 1/0 | 1/0 |
| 12 | 1/0 | 1/0 | 1/0 |
| 13 | NC | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ |
| 14 | 1/0 | 1/0 | 1/0 |
| 15 | 1/0 | 1/0 | 1/0 |
| 16 | 1/0 | 1/0 | 1/0 |
| 17 | 1/0 | 1/0 | 1/0 |
| 18 | GND | GND | GND |
| 19 | NC | 1/0 | 1/0 |
| 20 | NC | 1/0 | 1/0 |
| 21 | I/0 | 1/0 | 1/0 |
| 22 | NC | 1/0 | 1/0 |
| 23 | GND | GND | GND |
| 24 | NC | $\mathrm{V}_{\text {ClI }}$ | $\mathrm{V}_{\mathrm{CCI}}$ |
| 25 | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ |
| 26 | NC | 1/0 | 1/0 |
| 27 | NC | 1/0 | 1/0 |
| 28 | $\mathrm{V}_{\mathrm{ClI}}$ | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ |
| 29 | NC | 1/0 | 1/0 |
| 30 | 1/0 | 1/0 | 1/0 |
| 31 | 1/0 | 1/0 | 1/0 |
| 32 | 1/0 | 1/0 | 1/0 |
| 33 | NC | NC | 1/0 |
| 34 | 1/0 | 1/0 | 1/0 |
| 35 | 1/0 | 1/0 | 1/0 |
| 36 | 1/0 | 1/0 | 1/0 |
| 37 | NC | 1/0 | 1/0 |


| 176-Pin TQFP |  |  |  |
| :---: | :---: | :---: | :---: |
| Pin Number | A42MX09 Function | A42MX16 Function | A42MX24 Function |
| 38 | NC | NC | 1/0 |
| 39 | 1/0 | 1/0 | 1/0 |
| 40 | 1/0 | 1/0 | 1/0 |
| 41 | 1/0 | 1/0 | 1/0 |
| 42 | 1/0 | 1/0 | 1/0 |
| 43 | 1/0 | 1/0 | 1/0 |
| 44 | 1/0 | 1/0 | 1/0 |
| 45 | GND | GND | GND |
| 46 | 1/0 | 1/0 | TM S, I/O |
| 47 | 1/0 | 1/0 | TDI, //0 |
| 48 | 1/0 | 1/0 | 1/0 |
| 49 | 1/0 | 1/0 | WD, I/0 |
| 50 | 1/0 | 1/0 | WD, I/0 |
| 51 | 1/0 | 1/0 | 1/0 |
| 52 | NC | $\mathrm{V}_{\mathrm{ClI}}$ | $\mathrm{V}_{\mathrm{ClI}}$ |
| 53 | 1/0 | 1/0 | 1/0 |
| 54 | NC | 1/0 | 1/0 |
| 55 | NC | 1/0 | WD, I/0 |
| 56 | 1/0 | 1/0 | WD, I/0 |
| 57 | NC | NC | 1/0 |
| 58 | 1/0 | 1/0 | 1/0 |
| 59 | 1/0 | 1/0 | WD, I/0 |
| 60 | 1/0 | 1/0 | WD, I/0 |
| 61 | NC | 1/0 | 1/0 |
| 62 | 1/0 | 1/0 | 1/0 |
| 63 | 1/0 | 1/0 | 1/0 |
| 64 | NC | 1/0 | I/0 |
| 65 | 1/0 | 1/0 | 1/0 |
| 66 | NC | 1/0 | 1/0 |
| 67 | GND | GND | GND |
| 68 | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ |
| 69 | I/0 | 1/0 | WD, I/0 |
| 70 | 1/0 | 1/0 | WD, I/0 |
| 71 | 1/0 | 1/0 | 1/0 |
| 72 | 1/0 | 1/0 | 1/0 |
| 73 | I/0 | 1/0 | 1/0 |
| 74 | NC | 1/0 | 1/0 |


| 176-Pin TQFP |  |  |  |
| :---: | :---: | :---: | :---: |
| Pin Number | A42MX09 Function | A42MX16 Function | A42MX24 Function |
| 75 | 1/0 | 1/0 | 1/0 |
| 76 | 1/0 | 1/0 | 1/0 |
| 77 | NC | NC | WD, //0 |
| 78 | NC | 1/0 | WD, I/0 |
| 79 | 1/0 | 1/0 | 1/0 |
| 80 | NC | 1/0 | 1/0 |
| 81 | 1/0 | 1/0 | 1/0 |
| 82 | NC | $\mathrm{V}_{\mathrm{ClI}}$ | $\mathrm{V}_{\text {ClI }}$ |
| 83 | 1/0 | 1/0 | 1/0 |
| 84 | 1/0 | 1/0 | WD, I/O |
| 85 | 1/0 | 1/0 | WD, I/0 |
| 86 | NC | 1/0 | 1/0 |
| 87 | SDO, I/O | SDO, I/O | SDO, TDO, I/0 |
| 88 | 1/0 | 1/0 | 1/0 |
| 89 | GND | GND | GND |
| 90 | I/0 | 1/0 | 1/0 |
| 91 | 1/0 | 1/0 | 1/0 |
| 92 | 1/0 | 1/0 | 1/0 |
| 93 | 1/0 | 1/0 | 1/0 |
| 94 | 1/0 | 1/0 | 1/0 |
| 95 | 1/0 | 1/0 | 1/0 |
| 96 | NC | 1/0 | 1/0 |
| 97 | NC | 1/0 | 1/0 |
| 98 | 1/0 | 1/0 | 1/0 |
| 99 | 1/0 | 1/0 | 1/0 |
| 100 | 1/0 | 1/0 | 1/0 |
| 101 | NC | NC | 1/0 |
| 102 | 1/0 | 1/0 | 1/0 |
| 103 | NC | 1/0 | 1/0 |
| 104 | 1/0 | 1/0 | 1/0 |
| 105 | 1/0 | 1/0 | 1/0 |
| 106 | GND | GND | GND |
| 107 | NC | I/0 | 1/0 |
| 108 | NC | 1/0 | TCK, I/0 |
| 109 | GND | GND | GND |
| 110 | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ |
| 111 | GND | GND | GND |


| 176-Pin TQFP |  |  |  |
| :---: | :---: | :---: | :---: |
| Pin Number | A42MX09 Function | A42MX16 Function | A42MX24 Function |
| 112 | $\mathrm{V}_{\text {ClI }}$ | $\mathrm{V}_{\text {ClI }}$ | $\mathrm{V}_{\text {ClI }}$ |
| 113 | $V_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {cca }}$ |
| 114 | NC | I/0 | I/0 |
| 115 | NC | 1/0 | 1/0 |
| 116 | NC | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ |
| 117 | 1/0 | 1/0 | 1/0 |
| 118 | 1/0 | 1/0 | 1/0 |
| 119 | $1 / 0$ | 1/0 | 1/0 |
| 120 | 1/0 | 1/0 | 1/0 |
| 121 | NC | NC | 1/0 |
| 122 | 1/0 | 1/0 | 1/0 |
| 123 | 1/0 | 1/0 | 1/0 |
| 124 | NC | 1/0 | 1/0 |
| 125 | NC | 1/0 | 1/0 |
| 126 | NC | NC | 1/0 |
| 127 | 1/0 | 1/0 | 1/0 |
| 128 | 1/0 | 1/0 | 1/0 |
| 129 | 1/0 | 1/0 | 1/0 |
| 130 | 1/0 | 1/0 | 1/0 |
| 131 | 1/0 | 1/0 | 1/0 |
| 132 | 1/0 | 1/0 | 1/0 |
| 133 | GND | GND | GND |
| 134 | 1/0 | 1/0 | 1/0 |
| 135 | SDI, //0 | SDI, //0 | SDI, //0 |
| 136 | NC | 1/0 | 1/0 |
| 137 | 1/0 | 1/0 | WD, I/0 |
| 138 | 1/0 | 1/0 | WD, I/0 |
| 139 | 1/0 | 1/0 | 1/0 |
| 140 | NC | $\mathrm{V}_{\mathrm{ClI}}$ | $\mathrm{V}_{\mathrm{ClI}}$ |
| 141 | 1/0 | 1/0 | 1/0 |
| 142 | 1/0 | 1/0 | 1/0 |
| 143 | NC | 1/0 | 1/0 |
| 144 | NC | 1/0 | WD, I/0 |
| 145 | NC | NC | WD, I/0 |
| 146 | 1/0 | 1/0 | 1/0 |
| 147 | NC | 1/0 | 1/0 |
| 148 | 1/0 | 1/0 | 1/0 |


| 176-Pin TQFP |  |  |  |
| :---: | :---: | :---: | :---: |
| Pin Number | A42MX09 Function | A42MX16 Function | A42MX24 Function |
| 149 | 1/0 | 1/0 | 1/0 |
| 150 | 1/0 | 1/0 | WD, I/0 |
| 151 | NC | 1/0 | WD, I/O |
| 152 | PRA, I/O | PRA, I/O | PRA, I/O |
| 153 | 1/0 | 1/0 | 1/0 |
| 154 | CLKA, I/O | CLKA, I/O | CLKA, I/O |
| 155 | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ | $\mathrm{V}_{\text {CCA }}$ |
| 156 | GND | GND | GND |
| 157 | 1/0 | 1/0 | 1/0 |
| 158 | CLKB, I/O | CLKB, I/O | CLKB, //0 |
| 159 | 1/0 | 1/0 | 1/0 |
| 160 | PRB, //0 | PRB, I/O | PRB, I/O |
| 161 | NC | 1/0 | WD, I/0 |
| 162 | 1/0 | 1/0 | WD, I/O |
| 163 | 1/0 | 1/0 | 1/0 |
| 164 | 1/0 | 1/0 | 1/0 |
| 165 | NC | NC | WD, I/O |
| 166 | NC | 1/0 | WD, I/O |
| 167 | 1/0 | 1/0 | 1/0 |
| 168 | NC | 1/0 | 1/0 |
| 169 | 1/0 | 1/0 | 1/0 |
| 170 | NC | $\mathrm{V}_{\mathrm{ClI}}$ | $\mathrm{V}_{\mathrm{ClI}}$ |
| 171 | 1/0 | 1/0 | WD, I/O |
| 172 | 1/0 | 1/0 | WD, I/O |
| 173 | NC | 1/0 | 1/0 |
| 174 | 1/0 | 1/0 | 1/0 |
| 175 | DCLK, I/O | DCLK, I/O | DCLK, I/O |
| 176 | 1/0 | 1/0 | 1/0 |

## Data Sheet Categories

In order to provide the latest information to designers, some datasheets are published before data has been fully characterized. Datasheets are designated as "Product Brief," "Advanced," "Production," and "Datasheet Supplement." The definition of these categories are as follows:

## Product Brief

The product brief is a summarized version of a datasheet (advanced or production) containing general product information. This brief gives an overview of specific device and family information.

## Advanced

This datasheet version contains initial estimated information based on simulation, other products, devices, or speed grades. This information can be used as estimates, but not for production.

## Unmarked (production)

This datasheet version contains information that is considered to be final.

## Datasheet Supplement

The datasheet supplement gives specific device information for a derivative family that differs from the general family datasheet. The supplement is to be used in conjunction with the datasheet to obtain more detailed information and for specifications that do not differ between the two families.

Actel and the Actel logo are registered trademarks of Actel Corporation.
All other trademarks are the property of their owners.

http://www.actel.com

## Actel Corporation

2061 Stierlin Court Mountain View, CA 94043-4655 USA
Tel: (650) 318-4200
Fax: (650) 318-4600

## Actel Europe Ltd.

Dunlop House, Riverside Way Camberley, Surrey GU15 3YL United Kingdom Tel: +44 (0)1276 401450
Fax: +44 (0)1276 401490

## Actel Japan

EXOS Ebisu Bldg. 4F
1-24-14 Ebisu Shibuya-ku
Tokyo 150 Japan
Tel: +81 03-3445-7671
Fax: +81 03-3445-7668

## Actel Hong Kong

39th Floor One Pacific Place 88 Queensway Admiralty, Hong Kong
Tel: 852-22735712

